The MCP Active[3:0] signals (Mirror Clocking
Pulse Active [3:0]) are four outputs from the DLPC964 to the applications FPGA or
customer front end to identify when an MCP is currently in progress. A maximum of four
MCPs can happen at once and are represented by each of the four MCP_Active[3:0] outputs.