JAJSKK9 November 2021 DRV8231A
PRODUCTION DATA
Whenever the voltage on the VM pin falls below the UVLO falling threshold voltage, VUVLO, all circuitry in the device is disabled, the output FETS are disabled, and all internal logic is reset. Operation continues when the VVM voltage rises above the UVLO rising threshold as shown in Figure 8-7.