JAJSN64 January 2022 DRV8316-Q1
PRODUCTION DATA
If at any time the voltage on the VCP pin (charge pump) falls lower than the VCPUV threshold voltage of the charge pump, all of the integrated FETs are disabled and the nFAULT pin is driven low. The FAULT and VCP_UV bits are also latched high in the registers on SPI devices. Normal operation starts again (driver operation and the nFAULT pin is released) when the VCP undervoltage condition clears. The CPUV bit stays set until cleared through the CLR_FLT bit or an nSLEEP pin reset pulse (tRST). The CPUV protection is always enabled in both hardware and SPI device varaints.