JAJSCX0C October 2015 – November 2018 DRV8885
PRODUCTION DATA.
Figure 23 gives the input structure for logic-level pins STEP, DIR, ENABLE, nSLEEP, M1:
Tri-level logic pins M0 and TRQ have the following structure:
Quad-level logic pin DECAY has the following structure: