Place anti-pads (ground relief) on the power and
ground planes directly under the 4.7μF, AC-coupling capacitor and IC landing
pads to minimize parasitic capacitance. The size of the anti-pad and the number
of layers to use the anti-pad depend on the board stack-up and can be determined
by a 3-dimension electromagnetic simulation tool.