JAJSEE3D January 2018 – January 2021 MSP430FR2422
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PARAMETER | TEST CONDITIONS | VCC | MIN | MAX | UNIT | |
---|---|---|---|---|---|---|
tSTE,LEAD | STE lead time, STE active to clock | UCSTEM = 0, UCMODEx = 01 or 10 | 1 | UCxCLK cycles | ||
UCSTEM = 1, UCMODEx = 01 or 10 | ||||||
tSTE,LAG | STE lag time, last clock to STE inactive | UCSTEM = 0, UCMODEx = 01 or 10 | 1 | UCxCLK cycles | ||
UCSTEM = 1, UCMODEx = 01 or 10 | ||||||
tSU,MI | SOMI input data setup time | 2 V | 48 | ns | ||
3 V | 37 | |||||
tHD,MI | SOMI input data hold time | 2 V | 0 | ns | ||
3 V | 0 | |||||
tVALID,MO | SIMO output data valid time(2) | UCLK edge to SIMO valid, CL = 20 pF | 2 V | 20 | ns | |
3 V | 20 | |||||
tHD,MO | SIMO output data hold time(3) | CL = 20 pF | 2 V | -6 | ns | |
3 V | -5 |
Section 8.12.7.5 lists the characteristics of the eUSCI in SPI slave mode.