JAJSJ79A August   2023  – December 2023 OPT4003-Q1

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Requirements
    7. 5.7 Timing Diagram
    8. 5.8 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Spectral Response
        1. 6.3.1.1 Channel 0: Human Eye Matching
        2. 6.3.1.2 Channel 1: Near Infrared
      2. 6.3.2 Automatic Full-Scale Range Setting
      3. 6.3.3 Error Correction Code (ECC) Features
        1. 6.3.3.1 Output Sample Counter
        2. 6.3.3.2 Output CRC
        3. 6.3.3.3 Threshold Detection
    4. 6.4 Device Functional Modes
      1. 6.4.1 Modes of Operation
      2. 6.4.2 Interrupt Modes of Operation
      3. 6.4.3 Light Range Selection
      4. 6.4.4 Selecting Conversion Time
      5. 6.4.5 Light Measurement in Lux
      6. 6.4.6 Threshold Detection Calculations
      7. 6.4.7 Light Resolution
    5. 6.5 Programming
      1. 6.5.1 I2C Bus Overview
        1. 6.5.1.1 Serial Bus Address
        2. 6.5.1.2 Serial Interface
      2. 6.5.2 Writing and Reading
        1. 6.5.2.1 High-Speed I2C Mode
        2. 6.5.2.2 Burst Read Mode
        3. 6.5.2.3 General-Call Reset Command
        4. 6.5.2.4 SMBus Alert Response
  8. 7 Register Maps
    1. 7.1 Register Descriptions
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Electrical Interface
        1. 8.2.1.1 Design Requirements
          1. 8.2.1.1.1 Optical Interface
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Optomechanical Design
        3. 8.2.1.3 Application Curves
    3. 8.3 Best Design Practices
    4. 8.4 Power Supply Recommendations
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
        1. 8.5.1.1 Soldering and Handling Recommendations
      2. 8.5.2 Layout Example
  10. 9 デバイスおよびドキュメントのサポート
    1. 9.1 ドキュメントのサポート
      1. 9.1.1 関連資料
    2. 9.2 ドキュメントの更新通知を受け取る方法
    3. 9.3 サポート・リソース
    4. 9.4 商標
    5. 9.5 静電気放電に関する注意事項
    6. 9.6 用語集
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.1 Register Descriptions

7.1.1 Register 0h (offset = 0h) [reset = 0h]

Figure 7-2 Register 0h
15141312111098
EXPONENT_CH0RESULT_MSB_CH0
R-0hR-0h
76543210
RESULT_MSB_CH0
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-3 Register 00 Field Descriptions
BitFieldTypeResetDescription
15-12EXPONENT_CH0R0hEXPONENT output CH0. Determines the full-scale range of the light measurement for the channel. Used as a scaling factor for lux calculation.
11-0RESULT_MSB_CH0R0hResult register MSB (most significant bits) CH0. Used to calculate the MANTISSA representing light level within a given EXPONENT or full-scale range.

7.1.2 Register 1h (offset = 1h) [reset = 0h]

Figure 7-4 Register 1h
15141312111098
RESULT_LSB_CH0
R-0h
76543210
COUNTER_CH0CRC_CH0
R-0hR-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-5 Register 01 Field Descriptions
BitFieldTypeResetDescription
15-8RESULT_LSB_CH0R0hResult register LSB (least significant bits) CH0. Used to calculate MANTISSA representing light level within a given EXPONENT or full-scale range.
7-4COUNTER_CH0R0hSample counter CH0. Rolling counter that increments for every conversion.
3-0CRC_CH0R0hCRC bits CH0.
R[19:0] = MANTISSA = ((RESULT_MSB<<8) + RESULT_LSB
X[0] = XOR(E[3:0], R[19:0], C[3:0]) XOR of all bits
X[1] = XOR(C[1], C[3], R[1], R[3], R[5], R[7], R[9], R[11], R[13], R[15], R[17], R[19], E[1], E[3])
X[2] = XOR(C[3], R[3], R[7], R[11], R[15], R[19], E[3])
X[3] = XOR(R[3], R[11], R[19])

7.1.3 Register 2h (offset = 2h) [reset = 0h]

Figure 7-6 Register 2h
15141312111098
EXPONENT_CH1RESULT_MSB_CH1
R-0hR-0h
76543210
RESULT_MSB_CH1
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-7 Register 02 Field Descriptions
BitFieldTypeResetDescription
15-12EXPONENT_CH1R0hEXPONENT output CH1. Determines the full-scale range of the light measurement for the channel. Used as a scaling factor for lux calculation.
11-0RESULT_MSB_CH1R0hResult register MSB (most significant bits) CH1. Used to calculate the MANTISSA representing light level within a given EXPONENT or full-scale range.

7.1.4 Register 3h (offset = 3h) [reset = 0h]

Figure 7-8 Register 3h
15141312111098
RESULT_LSB_CH1
R-0h
76543210
COUNTER_CH1CRC_CH1
R-0hR-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-9 Register 03 Field Descriptions
BitFieldTypeResetDescription
15-8RESULT_LSB_CH1R0hResult register LSB (least significant bits) CH1. Used to calculate MANTISSA representing light level within a given EXPONENT or full-scale range.
7-4COUNTER_CH1R0hSample counter CH1. Rolling counter that increments for every conversion.
3-0CRC_CH1R0hCRC bits CH1.
R[19:0] = MANTISSA = ((RESULT_MSB<<8) + RESULT_LSB
X[0] = XOR(E[3:0], R[19:0], C[3:0]) XOR of all bits
X[1] = XOR(C[1], C[3], R[1], R[3], R[5], R[7], R[9], R[11], R[13], R[15], R[17], R[19], E[1], E[3])
X[2] = XOR(C[3], R[3], R[7], R[11], R[15], R[19], E[3])
X[3] = XOR(R[3], R[11], R[19])

7.1.5 Register 4h (offset = 4h) [reset = 0h]

Figure 7-10 Register 4h
15141312111098
EXPONENT_FIFO_CH0RESULT_MSB_FIFO_CH0
R-0hR-0h
76543210
RESULT_MSB_FIFO_CH0
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-11 Register 04 Field Descriptions
BitFieldTypeResetDescription
15-12EXPONENT_FIFO_CH0R0hEXPONENT register from FIFO CH0
11-0RESULT_MSB_FIFO_CH0R0hRESULT_MSB Register from FIFO CH0

7.1.6 Register 5h (offset = 5h) [reset = 0h]

Figure 7-12 Register 5h
15141312111098
RESULT_LSB_FIFO_CH0
R-0h
76543210
COUNTER_FIFO_CH0CRC_FIFO_CH0
R-0hR-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-13 Register 05 Field Descriptions
BitFieldTypeResetDescription
15-8RESULT_LSB_FIFO_CH0R0hRESULT_LSB register from FIFO CH0
7-4COUNTER_FIFO_CH0R0hCOUNTER register from FIFO CH0
3-0CRC_FIFO_CH0R0hCRC register from FIFO CH0

7.1.7 Register 6h (offset = 6h) [reset = 0h]

Figure 7-14 Register 6h
15141312111098
EXPONENT_FIFO_CH1RESULT_MSB_FIFO_CH1
R-0hR-0h
76543210
RESULT_MSB_FIFO_CH1
R-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-15 Register 06 Field Descriptions
BitFieldTypeResetDescription
15-12EXPONENT_FIFO_CH1R0hEXPONENT register from FIFO CH1
11-0RESULT_MSB_FIFO_CH1R0hRESULT_MSB register from FIFO CH1

7.1.8 Register 7h (offset = 7h) [reset = 0h]

Figure 7-16 Register 7h
15141312111098
RESULT_LSB_FIFO_CH1
R-0h
76543210
COUNTER_FIFO_CH1CRC_FIFO_CH1
R-0hR-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-17 Register 07 Field Descriptions
BitFieldTypeResetDescription
15-8RESULT_LSB_FIFO_CH1R0hRESULT_LSB register from FIFO CH1
7-4COUNTER_FIFO_CH1R0hCOUNTER register from FIFO CH1
3-0CRC_FIFO_CH1R0hCRC register from FIFO CH1

7.1.9 Register 8h (offset = 8h) [reset = 0h]

Figure 7-18 Register 8h
15141312111098
THRESHOLD_L_EXPONENTTHRESHOLD_L_RESULT
R/W-0hR/W-0h
76543210
THRESHOLD_L_RESULT
R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-19 Register 08 Field Descriptions
BitFieldTypeResetDescription
15-12THRESHOLD_L_EXPONENTR/W0hThreshold low register exponent
11-0THRESHOLD_L_RESULTR/W0hThreshold low register result

7.1.10 Register 9h (offset = 9h) [reset = BFFFh]

Figure 7-20 Register 9h
15141312111098
THRESHOLD_H_EXPONENTTHRESHOLD_H_RESULT
R/W-BhR/W-Fh
76543210
THRESHOLD_H_RESULT
R/W-FFh
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-21 Register 09 Field Descriptions
BitFieldTypeResetDescription
15-12THRESHOLD_H_EXPONENTR/WBhThreshold high register exponent
11-0THRESHOLD_H_RESULTR/WFFFhThreshold high register result

7.1.11 Register Ah (offset = Ah) [reset = 3208h]

Figure 7-22 Register Ah
15141312111098
QWAKE0RANGECONVERSION_TIME
R/W-0hR/W-0hR/W-ChR/W-2h
76543210
CONVERSION_TIMEOPERATING_MODELATCHINT_POLFAULT_COUNT
R/W-0hR/W-0hR/W-1hR/W-0hR/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-23 Register 0A Field Descriptions
BitFieldTypeResetDescription
15-15QWAKER/W0hQuick wake-up from standby in one-shot mode by not powering down all circuits. Applicable only in one-shot mode and helps get out of standby mode faster with penalty in power consumption compared to full standby mode.
14-140R/W0hMust read or write 0
13-10RANGER/WChControls the full-scale light level range of the device. The format of this register is same as the EXPONENT register for all values from 0 to 8.
0 = 561 lux
1 = 1.1 klux
2 = 2.2 klux
3 = 4.4 klux
4 = 8.9 klux
5 = 17.9 klux
6 = 35.9 klux
7 = 71.8 klux
8 = 143 klux
12 = Auto-range
9-6CONVERSION_TIMER/W8hControls the device conversion time
0 = 600 µs
1 = 1 ms
2 = 1.8 ms
3 = 3.4 ms
4 = 6.5 ms
5 = 12.7 ms
6 = 25 ms
7 = 50 ms
8 = 100 ms
9 = 200 ms
10 = 400 ms
11 = 800 ms
5-4OPERATING_MODER/W0hControls device mode of operation
0 = Power-down
1 = Forced auto-range one-shot
2 = One-shot
3 = Continuous
3-3LATCHR/W1hControls the functionality of the interrupt reporting mechanisms for the INT pin for the threshold detection logic.
2-2INT_POLR/W0hControls the polarity or active state of the INT pin.
0 = Active low
1 = Active high
1-0FAULT_COUNTR/W0hFault count register instructs the device as to how many consecutive fault events are required to trigger the threshold mechanisms: the flag high (FLAG_H) and the flag low (FLAG_L) registers.
0 = One fault count
1 = Two fault counts
2 = Four fault counts
3 = Eight fault counts

7.1.12 Register Bh (offset = Bh) [reset = 8011h]

Figure 7-24 Register Bh
15141312111098
10000000
R/W-1hR/W-0hR/W-0hR/W-0hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
00

THRESHOLD_CH _SEL

INT_DIRINT_CFG0I2C_BURST
R/W-0hR/W-0hR/W-0hR/W-1hR/W-0hR/W-0hR/W-1h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-25 Register 0B Field Descriptions
BitFieldTypeResetDescription
15-6

128

R/W200hMust read or write 128

5-5

THRESHOLD_CH_SEL

R/W

0h

Channel select for threshold logic
0 = CH0 selected
1 = CH1 selected

4-4INT_DIRR/W1hDetermines the direction of the INT pin.
0 = Input
1 = Output
3-2INT_CFGR/W0hControls the output interrupt mechanism after end of conversion
0 = SMBus alert
1 = INT pin asserted after every conversion
2 = INT pin asserted after every two conversions
3 = INT pin asserted after every 4 conversions (FIFO full)
1-10R/W0hMust read or write 0
0-0I2C_BURSTR/W1hWhen set, enables I2C burst mode minimizing I2C read cycles by auto incrementing read register pointer by 1 after every register read.

7.1.13 Register Ch (offset = Ch) [reset = 0h]

Figure 7-26 Register Ch
15141312111098
00000000
R/W-0hR/W-0hR/W-0hR/W-0hR/W-0hR/W-0hR/W-0hR/W-0h
76543210
0000OVERLOAD_FLAGCONVERSION_READY_FLAGFLAG_HFLAG_L
R/W-0hR/W-0hR/W-0hR/W-0hR-0hR-0hR-0hR-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-27 Register 0C Field Descriptions
BitFieldTypeResetDescription
15-40R/W0hMust read or write 0
3-3OVERLOAD_FLAGR0hIndicates when an overflow condition occurs in the data conversion process, typically because the light illuminating the device exceeds the full-scale range.
2-2CONVERSION_READY_FLAGR0hConversion-ready flag indicates when a conversion completes. The flag is set to 1 at the end of a conversion and is cleared (set to 0) when register address 0xC is either read or written with any non-zero value.
0 = Conversion in progress
1 = Conversion is complete
1-1FLAG_HR0hFlag high register identifies that the result of a conversion is the measurement of a specified level of interest. FLAG_H is set to 1 when the result is larger than the level in the THRESHOLD_H_EXPONENT and THRESHOLD_H_RESULT registers for a consecutive number of measurements defined by the FAULT_COUNT register.

0-0FLAG_LR0hFlag low register identifies that the result of a measurement is smaller than a specified level of interest. FL is set to 1 when the result is smaller than the level in the THRESHOLD_LOW_EXPONENT and THRESHOLD_L_RESULT registers for a consecutive number of measurements defined by the FAULT_COUNT register.

7.1.14 Register 11h (offset = 11h) [reset = 121h]

Figure 7-28 Register 11h
15141312111098
00DIDLDIDH
R/W-0hR/W-0hR-0hR-1h
76543210
DIDH
R-21h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Figure 7-29 Register 11 Field Descriptions
BitFieldTypeResetDescription
15-140R/W0hMust read or write 0
13-12DIDLR0hDevice ID L
11-0DIDHR121hDevice ID H