SLLS301R APRIL   1998  – January 2016 SN65LVDS050 , SN65LVDS051 , SN65LVDS179 , SN65LVDS180

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Description (Continued)
  6. Device Options
  7. Pin Configuration and Functions
  8. Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Thermal Information
    5. 8.5  Device Electrical Characteristics
    6. 8.6  Driver Electrical Characteristics
    7. 8.7  Receiver Electrical Characteristics
    8. 8.8  Driver Switching Characteristics
    9. 8.9  Receiver Switching Characteristics
    10. 8.10 Typical Characteristics
  9. Parameter Measurement Information
    1. 9.1 Driver
    2. 9.2 Receiver
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1 Driver Offset
      2. 10.3.2 5-V Input Tolerance
      3. 10.3.3 NC Pins
      4. 10.3.4 Driver Equivalent Schematics
      5. 10.3.5 Receiver Features
        1. 10.3.5.1 Receiver Output States
        2. 10.3.5.2 Receiver Open-Circuit Fail-Safe
        3. 10.3.5.3 Receiver Power-On Reset
        4. 10.3.5.4 Common-Mode Range vs Supply Voltage
        5. 10.3.5.5 General Purpose Comparator
        6. 10.3.5.6 Receiver Equivalent Schematics
    4. 10.4 Device Functional Modes
      1. 10.4.1 Function Tables
  11. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Typical Application
      1. 11.2.1 Design Requirements
      2. 11.2.2 Detailed Design Procedure
        1. 11.2.2.1 Equipment
        2. 11.2.2.2 Driver Supply Voltage
        3. 11.2.2.3 Driver Bypass Capacitance
        4. 11.2.2.4 Driver Output Voltage
        5. 11.2.2.5 Interconnecting Media
        6. 11.2.2.6 PCB Transmission Lines
        7. 11.2.2.7 Termination Resistor
      3. 11.2.3 Application Curves
  12. 12Power Supply Recommendations
  13. 13Layout
    1. 13.1 Layout Guidelines
      1. 13.1.1 Microstrip vs. Stripline Topologies
      2. 13.1.2 Dielectric Type and Board Construction
      3. 13.1.3 Recommended Stack Layout
      4. 13.1.4 Separation Between Traces
      5. 13.1.5 Crosstalk and Ground Bounce Minimization
    2. 13.2 Layout Example
  14. 14Device and Documentation Support
    1. 14.1 Device Support
      1. 14.1.1 Third-Party Products Disclaimer
      2. 14.1.2 Other LVDS Products
    2. 14.2 Documentation Support
      1. 14.2.1 Related Information
    3. 14.3 Related Links
    4. 14.4 Trademarks
    5. 14.5 Electrostatic Discharge Caution
    6. 14.6 Glossary
  15. 15Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • PW|16
  • D|16
サーマルパッド・メカニカル・データ
発注情報

11 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The SNx5LVDSxx are LVDS drivers and receivers. These devices are generally used as building blocks for high-speed, point-to-point, data transmission where ground differences are less than 1 V. LVDS drivers and receivers provide high-speed signaling rates that are often implemented with ECL class devices without the ECL power and dual-supply requirements.

11.2 Typical Application

The most basic application for LVDS buffers, as found in this data sheet, is for point-to-point communications of digital data, as shown in Figure 20.

SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 ptpcomm_slls373.gif Figure 20. Point-to-Point Topology

A point-to-point communications channel has a single transmitter (driver) and a single receiver. This communications topology is often referred to as simplex. In Figure 20 the driver receives a single-ended input signal and the receiver outputs a single-ended recovered signal. The LVDS driver converts the single-ended input to a differential signal for transmission over a balanced interconnecting media of 100-Ω characteristic impedance. The conversion from a single-ended signal to an LVDS signal retains the digital data payload while translating to a signal whose features are more appropriate for communication over extended distances or in a noisy environment.

11.2.1 Design Requirements

DESIGN PARAMETERS EXAMPLE VALUE
Driver Supply Voltage (VCCD) 3.0 to 3.6 V
Driver Input Voltage 0.8 to 3.3 V
Driver Signaling Rate DC to 100 Mbps
Interconnect Characteristic Impedance 100 Ω
Termination Resistance 100 Ω
Number of Receiver Nodes 1
Receiver Supply Voltage (VCCR) 3.0 to 3.6 V
Receiver Input Voltage 0 to 2.4 V
Receiver Signaling Rate DC to 100 Mbps
Ground shift between driver and receiver ±1 V

11.2.2 Detailed Design Procedure

11.2.2.1 Equipment

  • Hewlett Packard HP6624A DC power supply
  • Tektronix TDS7404 Real Time Scope
  • Agilent ParBERT E4832A

SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tst_equp_lls301.gif Figure 21. Equipment Setup

11.2.2.2 Driver Supply Voltage

An LVDS driver is operated from a single supply. The device can support operation with a supply as low as 3 V and as high as 3.6 V. The differential output voltage is nominally 340 mV over the complete output range. The minimum output voltage stays within the specified LVDS limits (247 mV to 454 mV) for the complete 3-V to 3.6-V supply range.

11.2.2.3 Driver Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. Specifically, they create low-impedance paths between power and ground. At low frequencies, a good digital power supply offers very-low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is quite often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10 to 1000 μF) at the board-level do a good job up into the kHz range. Due to their size and length of their leads, they tend to have large inductance values at the switching frequencies of modern digital circuitry. To solve this problem, one should resort to the use of smaller capacitors (nF to μF range) installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with LVDS chips can be determined by the following formula according to Johnson(1), equations 8.18 to 8.21. A conservative rise time of 200 ps and a worst-case change in supply current of 1 A covers the whole range of LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 200 mV; however, this figure varies depending on the noise budget available in your design. (1)

(1)Howard Johnson & Martin Graham.1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.
Equation 1. SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 equation1slls373.gif
Equation 2. SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 equation2slls373.gif

The following example lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10 µF) and the value of capacitance found above (0.001 µF). You should place the smallest value of capacitance as close as possible to the chip.

SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 recLVDSbcl_slls373.gif Figure 22. Recommended LVDS Bypass Capacitor Layout

11.2.2.4 Driver Output Voltage

The LVDS driver output is a 1.2-V common-mode voltage, with a nominal differential output signal of 340 mV. This 340 mV is the absolute value of the differential swing (VOD = |V+ – V|). The peak-to-peak differential voltage is twice this value, or 680 mV.

11.2.2.5 Interconnecting Media

The physical communication channel between the driver and the receiver may be any balanced paired metal conductors meeting the requirements of the LVDS standard, the key points which will be included here. This media may be a twisted pair, twinax, flat ribbon cable, or PCB traces.

The nominal characteristic impedance of the interconnect should be between 100 Ω and 120 Ω with variation no more than 10% (90 Ω to 132 Ω).

11.2.2.6 PCB Transmission Lines

As per SNLA187, Figure 23 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. Figure 23 shows examples of edge-coupled microstrips, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent; for example, S is less than 2W, the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.

SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 citl_slls373.gif Figure 23. Controlled-Impedance Transmission Lines

11.2.2.7 Termination Resistor

An LVDS communication channel employs a current source driving a transmission line which is terminated with a resistive load. This load serves to convert the transmitted current into a voltage at the receiver input. To ensure incident wave switching (which is necessary to operate the channel at the highest signaling rate), the termination resistance should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistance is within 10% of the nominal media characteristic impedance. If the transmission line is targeted for 100-Ω impedance, the termination resistance should be between 90 and 110 Ω.

The line termination resistance should be located as close as possible to the receiver, thereby minimizing the stub length from the resistor to the receiver. The limiting case would be to incorporate the termination resistor into the receiver, which is exactly what is offered with the TI ‘LVDT receivers.

While we talk in this section about point-to-point communications, a word of caution is useful when a multidrop topology is used. In such topologies, line termination resistors are to be located only at the end(s) of the transmission line. In such an environment, LVDS receivers could be used for loads branching off the main bus, with an LVDT receiver used only at the bus end.

11.2.3 Application Curves

Unless otherwise specified: T = 25°C; VCC = 3.6 V; PRBS = 223 – 1
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS179_a.gif
Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z
Figure 24. Typical Eye Pattern SN65LVDS179: Tx + Rx
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS179_c.gif
Tx only running at 400 Mbps; Channel 1: Y-Z
Figure 26. Typical Eye Pattern SN65LVDS179: Tx
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS180_b.gif
Rx only running at 150 Mbps; Channel 1: R
Figure 28. Typical Eye Pattern SN65LVDS180: Rx
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS050_a.gif
All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z
Figure 30. Typical Eye Pattern SN65LVDS050: All Buffers
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS050_c.gif
Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z,
Channel 4: 2Y-2Z
Figure 32. Typical Eye Pattern SN65LVDS050: Tx Buffers
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS051_b.gif
Rx buffers only running at 100 Mbps; Channel 1: R,
Channel 2: 2R
Figure 34. Typical Eye Pattern SN65LVDS051: Rx Buffers
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS179_b.gif
Rx only running at 150 Mbps; Channel 1: R
Figure 25. Typical Eye Pattern SN65LVDS179: Rx
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS180_a.gif
Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z
Figure 27. Typical Eye Pattern SN65LVDS180: Tx + Rx
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS180_c.gif
Tx only running at 400 Mbps; Channel 1: Y-Z
Figure 29. Typical Eye Pattern SN65LVDS180: Tx
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS050_b.gif
Rx buffers only running at 100 Mbps; Channel 1: R,
Channel 2: 2R
Figure 31. Typical Eye Pattern SN65LVDS050: Rx Buffers
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS051_a.gif
All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z
Figure 33. Typical Eye Pattern SN65LVDS051: All Buffers
SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051 tepSN65LVDS051_c.gif
Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z,
Channel 4: 2Y-2Z
Figure 35. Typical Eye Pattern SN65LVDS051: Tx Buffers