SLLSE15A July   2011  – November 2015 SN65LVDS4

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Receiver Electrical Characteristics: VCC = 2.5 V
    6. 6.6 Receiver Electrical Characteristics: VCC = 1.8 V
    7. 6.7 Receiver Switching Characteristics: VCC = 2.5 V
    8. 6.8 Receiver Switching Characteristics: VCC = 1.8 V
    9. 6.9 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Failsafe
        1. 8.3.1.1 R1 and R3 Calculation With VCC = 1.8 V
        2. 8.3.1.2 R1 and R3 Calculation With VCC = 2.5 V
    4. 8.4 Device Functional Modes
      1. 8.4.1 Maximum Input Voltage, VIN(max)
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Receiver Bypass Capacitance
        2. 9.2.2.2 Receiver Input Voltage
        3. 9.2.2.3 Interconnecting Media
        4. 9.2.2.4 PCB Transmission Lines
        5. 9.2.2.5 Termination Resistor
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Microstrip vs. Stripline Topologies
      2. 11.1.2 Dielectric Type and Board Construction
      3. 11.1.3 Recommended Stack Layout
      4. 11.1.4 Separation Between Traces
      5. 11.1.5 Crosstalk and Ground Bounce Minimization
      6. 11.1.6 Decoupling
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Community Resources
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

1 Features

  • Designed for Signaling Rates up to:
    • 500-Mbps Receiver
    (1)
  • Operates From a 1.8-V or 2.5-V Core Supply
  • Available in 1.5-mm × 2-mm UQFN Package
  • Bus-Terminal ESD Exceeds 2 kV (HBM)
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV Into a 100-Ω Load
  • Propagation Delay Times
    • 2.1 ns Typical Receiver
  • Power Dissipation at 250 MHz
    • 40 mW Typical
  • Requires External Failsafe
  • Differential Input Voltage Threshold Less Than 50 mV
  • Can Provide Output Voltage Logic Level (3.3-V LVTTL, 2.5-V LVCMOS, 1.8-V LVCMOS) Based on External VDD Pin, Thus Eliminating External Level Translation
(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second)

2 Applications

  • Clock Distribution
  • Wireless Base Stations
  • Network Routers

3 Description

The SN65LVDS4 is a single, low-voltage, differential line receiver in a small-outline UQFN package.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
SN65LVDS4 UQFN (10) 1.50 mm × 2.00 mm
  1. For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Circuits

SN65LVDS4 typapp.png