SLLSE15A July   2011  – November 2015 SN65LVDS4

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Receiver Electrical Characteristics: VCC = 2.5 V
    6. 6.6 Receiver Electrical Characteristics: VCC = 1.8 V
    7. 6.7 Receiver Switching Characteristics: VCC = 2.5 V
    8. 6.8 Receiver Switching Characteristics: VCC = 1.8 V
    9. 6.9 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Failsafe
        1. 8.3.1.1 R1 and R3 Calculation With VCC = 1.8 V
        2. 8.3.1.2 R1 and R3 Calculation With VCC = 2.5 V
    4. 8.4 Device Functional Modes
      1. 8.4.1 Maximum Input Voltage, VIN(max)
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Receiver Bypass Capacitance
        2. 9.2.2.2 Receiver Input Voltage
        3. 9.2.2.3 Interconnecting Media
        4. 9.2.2.4 PCB Transmission Lines
        5. 9.2.2.5 Termination Resistor
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Microstrip vs. Stripline Topologies
      2. 11.1.2 Dielectric Type and Board Construction
      3. 11.1.3 Recommended Stack Layout
      4. 11.1.4 Separation Between Traces
      5. 11.1.5 Crosstalk and Ground Bounce Minimization
      6. 11.1.6 Decoupling
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Community Resources
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7 Parameter Measurement Information

SN65LVDS4 pm2_rec_vol_sllse15.gif Figure 17. Receiver Voltage and Current Definitions
SN65LVDS4 S0481-01_LLSE15.gif Figure 18. VIT+ and VIT- Input Voltage Threshold Test Circuit and Definitions
SN65LVDS4 om_rec_yim_llse15.gif
A. All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. CL includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.
Figure 19. Receiver Timing Test Circuit and Waveforms