JAJSCW0A May 2016 – December 2016 TAS5722L
PRODUCTION DATA.
This section describes a filter-free,TDM application.
The TAS5722L is a very flexible and easy to use Class D amplifier; therefore the design process is straightforward. Before beginning the design, gather the following information regarding the audio system.
Set the PWM frequency by writing to the PWM_RATE bits (bits 6-4, reg 0x06). The default setting for this register is 101, which is 16 × LRCLK for single speed applications and 8 × LRCLK for double speed application. This value equates to a default PWM frequency of 768 kHz for a 48 kHz sample rate.
In order to select the amplifier gain setting, the designer must determine the maximum power target and the speaker impedance. Once these parameters have been determined, calculate the required output voltage swing which delivers the maximum output power.
Choose the lowest analog gain setting that produces an output voltage swing greater than the required output swing for maximum power. The analog gain can be set by writing to the ANALOG_GAIN bits (bits 3-2, reg 0x06). The default gain setting is 20.7 dBV referenced to 0dBFS input.
Select the bulk capacitors at the PVDD inputs for proper voltage margin and adequate capacitance to support the power requirements. The TAS5722L has very good PVDD PSRR, so the capacitor is more about limiting the ripple and droop for the rest of system than preserving good audio performance. The amount of bulk decoupling can be reduced as long as the droop and ripple is acceptable. One capacitor should be placed near the PVDD inputs at each side of the device. PVDD capacitors should be a low ESR type because they are being used in a high-speed switching application.
Good quality decoupling capacitors must be added at each of the PVDD inputs to provide good reliability, good audio performance, and to meet regulatory requirements. X5R or better ratings should be used in this application. Consider temperature, ripple current, and voltage overshoots when selecting decoupling capacitors. Also, these decoupling capacitors should be located near the PVDD and GND connections to the device in order to minimize series inductances.
Each of the outputs require bootstrap capacitors to provide gate drive for the high-side output FETs. For this design, use 0.22-µF, 25-V capacitors of X5R quality or better.
fPWM = 576 kHz | RL = 4Ω + 33 µH |
fPWM = 576 kHz | RL = 4Ω + 33 µH |