JAJSFJ8 データシート

JAJSFJ8C May 2014 – November 2019 TCA9544A

PRODUCTION DATA.

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）

PW|20
- MPDS362A

サーマルパッド・メカニカル・データ

発注情報

6.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			STANDARD-MODE I²C BUS		FAST-MODE I²C BUS		UNIT
			MIN	MAX	MIN	MAX	UNIT
f_scl	I²C clock frequency		0	100	0	400	kHz
t_sch	I²C clock high time		4		0.6		μs
t_scl	I²C clock low time		4.7		1.3		μs
t_sp	I²C spike time			50		50	ns
t_sds	I²C serial-data setup time		250		100		ns
t_sdh	I²C serial-data hold time		0⁽¹⁾		0⁽¹⁾		μs
t_icr	I²C input rise time			1000	20 + 0.1C_b⁽²⁾	300	ns
t_icf	I²C input fall time			300	20 + 0.1C_b⁽²⁾	300	ns
t_ocf	I²C output fall time (10-pF to 400-pF bus)			300	20 + 0.1C_b⁽²⁾	300	ns
t_buf	I²C bus free time between stop and start		4.7		1.3		μs
t_sts	I²C start or repeated start condition setup		4.7		0.6		μs
t_sth	I²C start or repeated start condition hold		4		0.6		μs
t_sps	I²C stop condition setup		4		0.6		μs
t_vdL(Data)	Valid-data time (high to low)⁽³⁾	SCL low to SDA output low valid		1		1	μs
t_vdH(Data)	Valid-data time (low to high)⁽³⁾	SCL low to SDA output high valid		0.6		0.6	μs
t_vd(ack)	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C_b	I²C bus capacitive load			400		400	pF

(1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V_IH min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

(2) C_b = total bus capacitance of one bus line in pF

(3) Data taken using a 1-kΩ pullup resistor and 50-pF load (see Figure 5).

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）

サーマルパッド・メカニカル・データ

発注情報

6.6 I2C Interface Timing Requirements

6.6 I²C Interface Timing Requirements