JAJSHC8B May   2019  – October 2019 TLV320ADC3140

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1.     ブロック概略図
  4. 4 改訂履歴
  5. 5 概要（続き）
  6. 6 デバイス比較表
  7. 7 Pin Configuration and Functions
    1.     Pin Functions
  8. 8 Specifications
    1. 8.1  Absolute Maximum Ratings
    2. 8.2  ESD Ratings
    3. 8.3  Recommended Operating Conditions
    4. 8.4  Thermal Information
    5. 8.5  Electrical Characteristics
    6. 8.6  Timing Requirements: I2C Interface
    7. 8.7  Switching Characteristics: I2C Interface
    8. 8.8  Timing Requirements: SPI Interface
    9. 8.9  Switching Characteristics: SPI Interface
    10. 8.10 Timing Requirements: TDM, I2S or LJ Interface
    11. 8.11 Switching Characteristics: TDM, I2S or LJ Interface
    12. 8.12 Timing Requirements: PDM Digital Microphone Interface
    13. 8.13 Switching Characteristics: PDM Digial Microphone Interface
    14. 8.14 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Serial Interfaces
        1. 9.3.1.1 Control Serial Interfaces
        2. 9.3.1.2 Audio Serial Interfaces
          1. 9.3.1.2.1 Time Division Multiplexed Audio (TDM) Interface
          2. 9.3.1.2.2 Inter IC Sound (I2S) Interface
          3. 9.3.1.2.3 Left-Justified (LJ) Interface
        3. 9.3.1.3 Using Multiple Devices With Shared Buses
      2. 9.3.2 Phase-Locked Loop (PLL) and Clock Generation
      3. 9.3.3 Input Channel Configurations
      4. 9.3.4 Reference Voltage
      5. 9.3.5 Programmable Microphone Bias
      6. 9.3.6 Signal-Chain Processing
        1. 9.3.6.1 Programmable Channel Gain and Digital Volume Control
        2. 9.3.6.2 Programmable Channel Gain Calibration
        3. 9.3.6.3 Programmable Channel Phase Calibration
        4. 9.3.6.4 Programmable Digital High-Pass Filter
        5. 9.3.6.5 Programmable Digital Biquad Filters
        6. 9.3.6.6 Programmable Channel Summer and Digital Mixer
        7. 9.3.6.7 Configurable Digital Decimation Filters
          1. 9.3.6.7.1 Linear Phase Filters
            1. 9.3.6.7.1.1 Sampling Rate: 8 kHz or 7.35 kHz
            2. 9.3.6.7.1.2 Sampling Rate: 16 kHz or 14.7 kHz
            3. 9.3.6.7.1.3 Sampling Rate: 24 kHz or 22.05 kHz
            4. 9.3.6.7.1.4 Sampling Rate: 32 kHz or 29.4 kHz
            5. 9.3.6.7.1.5 Sampling Rate: 48 kHz or 44.1 kHz
            6. 9.3.6.7.1.6 Sampling Rate: 96 kHz or 88.2 kHz
            7. 9.3.6.7.1.7 Sampling Rate: 192 kHz or 176.4 kHz
            8. 9.3.6.7.1.8 Sampling Rate: 384 kHz or 352.8 kHz
            9. 9.3.6.7.1.9 Sampling Rate 768 kHz or 705.6 kHz
          2. 9.3.6.7.2 Low-Latency Filters
            1. 9.3.6.7.2.1 Sampling Rate: 16 kHz or 14.7 kHz
            2. 9.3.6.7.2.2 Sampling Rate: 24 kHz or 22.05 kHz
            3. 9.3.6.7.2.3 Sampling Rate: 32 kHz or 29.4 kHz
            4. 9.3.6.7.2.4 Sampling Rate: 48 kHz or 44.1 kHz
            5. 9.3.6.7.2.5 Sampling Rate: 96 kHz or 88.2 kHz
            6. 9.3.6.7.2.6 Sampling Rate 192 kHz or 176.4 kHz
          3. 9.3.6.7.3 Ultra-Low-Latency Filters
            1. 9.3.6.7.3.1 Sampling Rate: 16 kHz or 14.7 kHz
            2. 9.3.6.7.3.2 Sampling Rate: 24 kHz or 22.05 kHz
            3. 9.3.6.7.3.3 Sampling Rate: 32 kHz or 29.4 kHz
            4. 9.3.6.7.3.4 Sampling Rate: 48 kHz or 44.1 kHz
            5. 9.3.6.7.3.5 Sampling Rate: 96 kHz or 88.2 kHz
            6. 9.3.6.7.3.6 Sampling Rate 192 kHz or 176.4 kHz
            7. 9.3.6.7.3.7 Sampling Rate 384 kHz or 352.8 kHz
      7. 9.3.7 Automatic Gain Controller (AGC)
      8. 9.3.8 Digital PDM Microphone Record Channel
      9. 9.3.9 Interrupts, Status, and Digital I/O Pin Multiplexing
    4. 9.4 Device Functional Modes
      1. 9.4.1 Hardware Shutdown
      2. 9.4.2 Sleep Mode or Software Shutdown
      3. 9.4.3 Active Mode
      4. 9.4.4 Software Reset
    5. 9.5 Programming
      1. 9.5.1 Control Serial Interfaces
        1. 9.5.1.1 I2C Control Interface
          1. 9.5.1.1.1 General I2C Operation
          2. 9.5.1.1.2 I2C Single-Byte and Multiple-Byte Transfers
            1. 9.5.1.1.2.1 I2C Single-Byte Write
            2. 9.5.1.1.2.2 I2C Multiple-Byte Write
            3. 9.5.1.1.2.3 I2C Single-Byte Read
            4. 9.5.1.1.2.4 I2C Multiple-Byte Read
        2. 9.5.1.2 SPI Control Interface
          1. Table 1. SPI Command Word
    6. 9.6 Register Maps
      1. 9.6.1 Device Configuration Registers
        1. 9.6.1.1 Register Descriptions
          1. 9.6.1.1.1  PAGE_CFG Register (page = 0x00, address = 0x00) [reset = 0h]
            1. Table 51. PAGE_CFG Register Field Descriptions
          2. 9.6.1.1.2  SW_RESET Register (page = 0x00, address = 0x01) [reset = 0h]
            1. Table 52. SW_RESET Register Field Descriptions
          3. 9.6.1.1.3  SLEEP_CFG Register (page = 0x00, address = 0x02) [reset = 0h]
            1. Table 53. SLEEP_CFG Register Field Descriptions
          4. 9.6.1.1.4  SHDN_CFG Register (page = 0x00, address = 0x05) [reset = 5h]
            1. Table 54. SHDN_CFG Register Field Descriptions
          5. 9.6.1.1.5  ASI_CFG0 Register (page = 0x00, address = 0x07) [reset = 30h]
            1. Table 55. ASI_CFG0 Register Field Descriptions
          6. 9.6.1.1.6  ASI_CFG1 Register (page = 0x00, address = 0x08) [reset = 0h]
            1. Table 56. ASI_CFG1 Register Field Descriptions
          7. 9.6.1.1.7  ASI_CFG2 Register (page = 0x00, address = 0x09) [reset = 0h]
            1. Table 57. ASI_CFG2 Register Field Descriptions
          8. 9.6.1.1.8  ASI_CH1 Register (page = 0x00, address = 0x0B) [reset = 0h]
            1. Table 58. ASI_CH1 Register Field Descriptions
          9. 9.6.1.1.9  ASI_CH2 Register (page = 0x00, address = 0x0C) [reset = 1h]
            1. Table 59. ASI_CH2 Register Field Descriptions
          10. 9.6.1.1.10 ASI_CH3 Register (page = 0x00, address = 0x0D) [reset = 2h]
            1. Table 60. ASI_CH3 Register Field Descriptions
          11. 9.6.1.1.11 ASI_CH4 Register (page = 0x00, address = 0x0E) [reset = 3h]
            1. Table 61. ASI_CH4 Register Field Descriptions
          12. 9.6.1.1.12 ASI_CH5 Register (page = 0x00, address = 0x0F) [reset = 4h]
            1. Table 62. ASI_CH5 Register Field Descriptions
          13. 9.6.1.1.13 ASI_CH6 Register (page = 0x00, address = 0x10) [reset = 5h]
            1. Table 63. ASI_CH6 Register Field Descriptions
          14. 9.6.1.1.14 ASI_CH7 Register (page = 0x00, address = 0x11) [reset = 6h]
            1. Table 64. ASI_CH7 Register Field Descriptions
          15. 9.6.1.1.15 ASI_CH8 Register (page = 0x00, address = 0x12) [reset = 7h]
            1. Table 65. ASI_CH8 Register Field Descriptions
          16. 9.6.1.1.16 MST_CFG0 Register (page = 0x00, address = 0x13) [reset = 2h]
            1. Table 66. MST_CFG0 Register Field Descriptions
          17. 9.6.1.1.17 MST_CFG1 Register (page = 0x00, address = 0x14) [reset = 48h]
            1. Table 67. MST_CFG1 Register Field Descriptions
          18. 9.6.1.1.18 ASI_STS Register (page = 0x00, address = 0x15) [reset = FFh]
            1. Table 68. ASI_STS Register Field Descriptions
          19. 9.6.1.1.19 CLK_SRC Register (page = 0x00, address = 0x16) [reset = 10h]
            1. Table 69. CLK_SRC Register Field Descriptions
          20. 9.6.1.1.20 PDMCLK_CFG Register (page = 0x00, address = 0x1F) [reset = 40h]
            1. Table 70. PDMCLK_CFG Register Field Descriptions
          21. 9.6.1.1.21 PDMIN_CFG Register (page = 0x00, address = 0x20) [reset = 0h]
            1. Table 71. PDMIN_CFG Register Field Descriptions
          22. 9.6.1.1.22 GPIO_CFG0 Register (page = 0x00, address = 0x21) [reset = 22h]
            1. Table 72. GPIO_CFG0 Register Field Descriptions
          23. 9.6.1.1.23 GPO_CFG0 Register (page = 0x00, address = 0x22) [reset = 0h]
            1. Table 73. GPO_CFG0 Register Field Descriptions
          24. 9.6.1.1.24 GPO_CFG1 Register (page = 0x00, address = 0x23) [reset = 0h]
            1. Table 74. GPO_CFG1 Register Field Descriptions
          25. 9.6.1.1.25 GPO_CFG2 Register (page = 0x00, address = 0x24) [reset = 0h]
            1. Table 75. GPO_CFG2 Register Field Descriptions
          26. 9.6.1.1.26 GPO_CFG3 Register (page = 0x00, address = 0x25) [reset = 0h]
            1. Table 76. GPO_CFG3 Register Field Descriptions
          27. 9.6.1.1.27 GPO_VAL Register (page = 0x00, address = 0x29) [reset = 0h]
            1. Table 77. GPO_VAL Register Field Descriptions
          28. 9.6.1.1.28 GPIO_MON Register (page = 0x00, address = 0x2A) [reset = 0h]
            1. Table 78. GPIO_MON Register Field Descriptions
          29. 9.6.1.1.29 GPI_CFG0 Register (page = 0x00, address = 0x2B) [reset = 0h]
            1. Table 79. GPI_CFG0 Register Field Descriptions
          30. 9.6.1.1.30 GPI_CFG1 Register (page = 0x00, address = 0x2C) [reset = 0h]
            1. Table 80. GPI_CFG1 Register Field Descriptions
          31. 9.6.1.1.31 GPI_MON Register (page = 0x00, address = 0x2F) [reset = 0h]
            1. Table 81. GPI_MON Register Field Descriptions
          32. 9.6.1.1.32 INT_CFG Register (page = 0x00, address = 0x32) [reset = 0h]
            1. Table 82. INT_CFG Register Field Descriptions
          33. 9.6.1.1.33 INT_MASK0 Register (page = 0x00, address = 0x33) [reset = FFh]
            1. Table 83. INT_MASK0 Register Field Descriptions
          34. 9.6.1.1.34 INT_LTCH0 Register (page = 0x00, address = 0x36) [reset = 0h]
            1. Table 84. INT_LTCH0 Register Field Descriptions
          35. 9.6.1.1.35 BIAS_CFG Register (page = 0x00, address = 0x3B) [reset = 0h]
            1. Table 85. BIAS_CFG Register Field Descriptions
          36. 9.6.1.1.36 CH1_CFG0 Register (page = 0x00, address = 0x3C) [reset = 0h]
            1. Table 86. CH1_CFG0 Register Field Descriptions
          37. 9.6.1.1.37 CH1_CFG1 Register (page = 0x00, address = 0x3D) [reset = 0h]
            1. Table 87. CH1_CFG1 Register Field Descriptions
          38. 9.6.1.1.38 CH1_CFG2 Register (page = 0x00, address = 0x3E) [reset = C9h]
            1. Table 88. CH1_CFG2 Register Field Descriptions
          39. 9.6.1.1.39 CH1_CFG3 Register (page = 0x00, address = 0x3F) [reset = 80h]
            1. Table 89. CH1_CFG3 Register Field Descriptions
          40. 9.6.1.1.40 CH1_CFG4 Register (page = 0x00, address = 0x40) [reset = 0h]
            1. Table 90. CH1_CFG4 Register Field Descriptions
          41. 9.6.1.1.41 CH2_CFG0 Register (page = 0x00, address = 0x41) [reset = 0h]
            1. Table 91. CH2_CFG0 Register Field Descriptions
          42. 9.6.1.1.42 CH2_CFG1 Register (page = 0x00, address = 0x42) [reset = 0h]
            1. Table 92. CH2_CFG1 Register Field Descriptions
          43. 9.6.1.1.43 CH2_CFG2 Register (page = 0x00, address = 0x43) [reset = C9h]
            1. Table 93. CH2_CFG2 Register Field Descriptions
          44. 9.6.1.1.44 CH2_CFG3 Register (page = 0x00, address = 0x44) [reset = 80h]
            1. Table 94. CH2_CFG3 Register Field Descriptions
          45. 9.6.1.1.45 CH2_CFG4 Register (page = 0x00, address = 0x45) [reset = 0h]
            1. Table 95. CH2_CFG4 Register Field Descriptions
          46. 9.6.1.1.46 CH3_CFG0 Register (page = 0x00, address = 0x46) [reset = 0h]
            1. Table 96. CH3_CFG0 Register Field Descriptions
          47. 9.6.1.1.47 CH3_CFG1 Register (page = 0x00, address = 0x47) [reset = 0h]
            1. Table 97. CH3_CFG1 Register Field Descriptions
          48. 9.6.1.1.48 CH3_CFG2 Register (page = 0x00, address = 0x48) [reset = C9h]
            1. Table 98. CH3_CFG2 Register Field Descriptions
          49. 9.6.1.1.49 CH3_CFG3 Register (page = 0x00, address = 0x49) [reset = 80h]
            1. Table 99. CH3_CFG3 Register Field Descriptions
          50. 9.6.1.1.50 CH3_CFG4 Register (page = 0x00, address = 0x4A) [reset = 0h]
            1. Table 100. CH3_CFG4 Register Field Descriptions
          51. 9.6.1.1.51 CH4_CFG0 Register (page = 0x00, address = 0x4B) [reset = 0h]
            1. Table 101. CH4_CFG0 Register Field Descriptions
          52. 9.6.1.1.52 CH4_CFG1 Register (page = 0x00, address = 0x4C) [reset = 0h]
            1. Table 102. CH4_CFG1 Register Field Descriptions
          53. 9.6.1.1.53 CH4_CFG2 Register (page = 0x00, address = 0x4D) [reset = C9h]
            1. Table 103. CH4_CFG2 Register Field Descriptions
          54. 9.6.1.1.54 CH4_CFG3 Register (page = 0x00, address = 0x4E) [reset = 80h]
            1. Table 104. CH4_CFG3 Register Field Descriptions
          55. 9.6.1.1.55 CH4_CFG4 Register (page = 0x00, address = 0x4F) [reset = 0h]
            1. Table 105. CH4_CFG4 Register Field Descriptions
          56. 9.6.1.1.56 CH5_CFG2 Register (page = 0x00, address = 0x52) [reset = C9h]
            1. Table 106. CH5_CFG2 Register Field Descriptions
          57. 9.6.1.1.57 CH5_CFG3 Register (page = 0x00, address = 0x53) [reset = 80h]
            1. Table 107. CH5_CFG3 Register Field Descriptions
          58. 9.6.1.1.58 CH5_CFG4 Register (page = 0x00, address = 0x54) [reset = 0h]
            1. Table 108. CH5_CFG4 Register Field Descriptions
          59. 9.6.1.1.59 CH6_CFG2 Register (page = 0x00, address = 0x57) [reset = C9h]
            1. Table 109. CH6_CFG2 Register Field Descriptions
          60. 9.6.1.1.60 CH6_CFG3 Register (page = 0x00, address = 0x58) [reset = 80h]
            1. Table 110. CH6_CFG3 Register Field Descriptions
          61. 9.6.1.1.61 CH6_CFG4 Register (page = 0x00, address = 0x59) [reset = 0h]
            1. Table 111. CH6_CFG4 Register Field Descriptions
          62. 9.6.1.1.62 CH7_CFG2 Register (page = 0x00, address = 0x5C) [reset = C9h]
            1. Table 112. CH7_CFG2 Register Field Descriptions
          63. 9.6.1.1.63 CH7_CFG3 Register (page = 0x00, address = 0x5D) [reset = 80h]
            1. Table 113. CH7_CFG3 Register Field Descriptions
          64. 9.6.1.1.64 CH7_CFG4 Register (page = 0x00, address = 0x5E) [reset = 0h]
            1. Table 114. CH7_CFG4 Register Field Descriptions
          65. 9.6.1.1.65 CH8_CFG2 Register (page = 0x00, address = 0x61) [reset = C9h]
            1. Table 115. CH8_CFG2 Register Field Descriptions
          66. 9.6.1.1.66 CH8_CFG3 Register (page = 0x00, address = 0x62) [reset = 80h]
            1. Table 116. CH8_CFG3 Register Field Descriptions
          67. 9.6.1.1.67 CH8_CFG4 Register (page = 0x00, address = 0x63) [reset = 0h]
            1. Table 117. CH8_CFG4 Register Field Descriptions
          68. 9.6.1.1.68 DSP_CFG0 Register (page = 0x00, address = 0x6B) [reset = 1h]
            1. Table 118. DSP_CFG0 Register Field Descriptions
          69. 9.6.1.1.69 DSP_CFG1 Register (page = 0x00, address = 0x6C) [reset = 40h]
            1. Table 119. DSP_CFG1 Register Field Descriptions
          70. 9.6.1.1.70 AGC_CFG0 Register (page = 0x00, address = 0x70) [reset = E7h]
            1. Table 120. AGC_CFG0 Register Field Descriptions
          71. 9.6.1.1.71 IN_CH_EN Register (page = 0x00, address = 0x73) [reset = F0h]
            1. Table 121. IN_CH_EN Register Field Descriptions
          72. 9.6.1.1.72 ASI_OUT_CH_EN Register (page = 0x00, address = 0x74) [reset = 0h]
            1. Table 122. ASI_OUT_CH_EN Register Field Descriptions
          73. 9.6.1.1.73 PWR_CFG Register (page = 0x00, address = 0x75) [reset = 0h]
            1. Table 123. PWR_CFG Register Field Descriptions
          74. 9.6.1.1.74 DEV_STS0 Register (page = 0x00, address = 0x76) [reset = 0h]
            1. Table 124. DEV_STS0 Register Field Descriptions
          75. 9.6.1.1.75 DEV_STS1 Register (page = 0x00, address = 0x77) [reset = 80h]
            1. Table 125. DEV_STS1 Register Field Descriptions
          76. 9.6.1.1.76 I2C_CKSUM Register (page = 0x00, address = 0x7E) [reset = 0h]
            1. Table 126. I2C_CKSUM Register Field Descriptions
      2. 9.6.2 Programmable Coefficient Registers
        1. 9.6.2.1 Programmable Coefficient Registers: Page = 0x02
        2. 9.6.2.2 Programmable Coefficient Registers: Page = 0x03
        3. 9.6.2.3 Programmable Coefficient Registers: Page = 0x04
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Applications
      1. 10.2.1 Four-Channel Analog Microphone Recording
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
          1. 10.2.1.2.1 Example Device Register Configuration Script for EVM Setup
        3. 10.2.1.3 Application Curves
      2. 10.2.2 Eight-Channel Digital PDM Microphone Recording
        1. 10.2.2.1 Design Requirements
        2. 10.2.2.2 Detailed Design Procedure
          1. 10.2.2.2.1 Example Device Register Configuration Script for EVM Setup
    3. 10.3 What to Do and What Not to Do
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13デバイスおよびドキュメントのサポート
    1. 13.1 ドキュメントのサポート
      1. 13.1.1 関連資料
    2. 13.2 ドキュメントの更新通知を受け取る方法
    3. 13.3 コミュニティ・リソース
    4. 13.4 商標
    5. 13.5 静電気放電に関する注意事項
    6. 13.6 Glossary
  14. 14メカニカル、パッケージ、および注文情報

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • RTW|24
サーマルパッド・メカニカル・データ
発注情報

8.5 Electrical Characteristics

at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS, TDM slave mode, PLL on (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ADC CONFIGURATION
AC input impedance Input pins INxP or INxM, 2.5-kΩ input impedance selection 2.5 kΩ
Input pins INxP or INxM, 10-kΩ input impedance selection 10
Input pins INxP or INxM, 20-kΩ input impednace selection 20
Channel gain range Programmable range with 1-dB steps 0 42 dB
ADC PERFORMANCE FOR LINE/MICROPHONE INPUT RECORDING : AVDD 3.3-V OPERATION
Differential input full-scale AC signal voltage AC-coupled input 2 VRMS
Single-ended input full-scale AC signal voltage AC-coupled input 1 VRMS
SNR Signal-to-noise ratio, A-weighted(1)(2) IN1 differential input selected and AC signal shorted to ground, 10-kΩ input impedance selection, 0-dB channel gain 100 106 dB
IN1 differential input selected and AC signal shorted to ground, 10-kΩ input impedance selection, 12-dB channel gain 102
DR Dynamic range, A-weighted(2) IN1 differential input selected and –60-dB full-scale AC signal input, 10-kΩ input impedance selection, 0-dB channel gain 107 dB
IN1 differential input selected and –72-dB full-scale AC signal input, 10-kΩ input impedance selection, 12-dB channel gain 103
THD+N Total harmonic distortion(2)(3) IN1 differential input selected and –1-dB full-scale AC signal input, 10-kΩ input impedance selection, 0-dB channel gain –98 –80 dB
IN1 differential input selected and –13-dB full-scale AC signal input, 10-kΩ input impedance selection, 12-dB channel gain –94
ADC PERFORMANCE FOR LINE/MICROPHONE INPUT RECORDING : AVDD 1.8-V OPERATION
Differential input full-scale AC signal voltage AC-coupled Input 1 VRMS
Single-ended input full-scale AC signal voltage AC-coupled Input 0.5 VRMS
SNR Signal-to-noise ratio, A-weighted(1)(2) IN1 differential input selected and AC signal shorted to ground, 10-kΩ input impedance selection, 0-dB channel gain 100 dB
DR Dynamic range, A-weighted(2) IN1 differential input selected and –60-dB full-scale AC signal input, 10-kΩ input impedance selection, 0-dB channel gain 101 dB
THD+N Total harmonic distortion(2)(3) IN1 differential input selected and –2-dB full-scale AC signal Input, 10-kΩ input impedance selection, 0 dB channel gain –90 dB
ADC OTHER PARAMETERS
Digital volume control range Programmable 0.5-dB steps –100 27 dB
Output data sample rate Programmable 7.35 768 kHz
Output data sample word length Programmable 16 32 Bits
Digital high-pass filter cutoff frequency First-order IIR filter with programmable coefficients, –3-dB point (default setting) 12 Hz
Interchannel isolation –1-dB full-scale AC-signal input to non measurement channel –124 dB
Interchannel gain mismatch –6-dB full-scale AC-signal input and 0-dB channel gain 0.1 dB
Gain drift 0-dB channel gain, across temperature range 15°C to 35°C –4.4 ppm/°C
Interchannel phase mismatch 1-kHz sinusoidal signal 0.02 Degrees
Phase drift 1-kHz sinusoidal signal, across temperature range 15°C to 35°C 0.0005 Degrees/°C
PSRR Power-supply rejection ratio 100-mVPP, 1-kHz sinusoidal signal on AVDD, differential input selected, 0-dB channel gain 102 dB
CMRR Common-mode rejection ratio Differential microphone input selected, 0-dB channel gain, 100-mVPP, 1-kHz signal on both pins and measure level at output 60 dB
MICROPHONE BIAS
MICBIAS noise BW = 20 Hz to 20 kHz, A-weighted, 1-μF capacitor between MICBIAS and AVSS 1.6 µVRMS
MICBIAS voltage MICBIAS programmed to VREF and VREF programmed to either 2.75 V, 2.5 V, or 1.375 V VREF V
MICBIAS programmed to VREF × 1.096 and VREF programmed to either 2.75 V, 2.5 V, or 1.375 V VREF × 1.096
Bypass to AVDD with 20-mA load AVDD – 0.2
MICBIAS current drive MICBIAS voltage ≥ 2.5 V 20 mA
MICBIAS voltage < 2.5 V 10
MICBIAS load regulation MICBIAS programmed to either VREF or VREF × 1.096, measured up to max load 0.1 0.6 1.8 %
MICBIAS over current protection threshold 30 mA
DIGITAL I/O
VIL Low-level digital input logic voltage threshold All digital pins except INxP_GPIx, SDA and SCL, IOVDD 1.8-V operation –0.3 0.35 × IOVDD V
All digital pins except INxP_GPIx, SDA and SCL, IOVDD 3.3-V operation –0.3 0.8
VIH High-level digital input logic voltage threshold All digital pins except INxP_GPIx, SDA and SCL, IOVDD 1.8-V operation 0.65 × IOVDD IOVDD + 0.3 V
All digital pins except INxP_GPIx, SDA and SCL, IOVDD 3.3-V operation 2 IOVDD + 0.3
VOL Low-level digital output voltage All digital pins except INxM_GPOx, SDA and SCL, IOL = –2 mA, IOVDD 1.8-V operation 0.45 V
All digital pins except INxM_GPOx, SDA and SCL, IOL = –2 mA, IOVDD 3.3-V operation 0.4
VOH High-level digital output voltage All digital pins except INxM_GPOx, SDA and SCL, IOH = 2 mA, IOVDD 1.8-V operation IOVDD – 0.45 V
All digital pins except INxM_GPOx, SDA and SCL, IOH = 2 mA, IOVDD 3.3-V operation 2.4
VIL(I2C) Low-level digital input logic voltage threshold SDA and SCL –0.5 0.3 x IOVDD V
VIH(I2C) High-level digital input logic voltage threshold SDA and SCL 0.7 x IOVDD IOVDD + 0.5 V
VOL1(I2C) Low-level digital output voltage SDA, IOL(I2C) = –3 mA, IOVDD > 2 V 0.4 V
VOL2(I2C) Low-level digital output voltage SDA, IOL(I2C) = –2 mA, IOVDD ≤ 2 V 0.2 x IOVDD V
IOL(I2C) Low-level digital output current SDA, VOL(I2C) = 0.4 V, standard-mode or fast-mode 3 mA
SDA, VOL(I2C) = 0.4 V, fast-mode plus 20
IIH Input logic-high leakage for digital inputs All digital pins except INxP_GPIx pins, input = IOVDD –5 0.1 5 µA
IIL Input logic-low leakage for digital inputs All digital pins except INxP_GPIx pins, input = 0 V –5 0.1 5 µA
VIL(GPIx) Low-level digital input logic voltage threshold All INxP_GPIx digital pins, AVDD 1.8-V operation –0.3 0.35 × AVDD V
All INxP_GPIx digital pins, AVDD 3.3-V operation –0.3 0.8
VIH(GPIx) High-level digital input logic voltage threshold All INxP_GPIx digital pins, AVDD 1.8-V operation 0.65 × AVDD AVDD + 0.3 V
All INxP_GPIx digital pins, AVDD 3.3-V operation 2 AVDD + 0.3
VOL(GPOx) Low-level digital output voltage All INxM_GPOx digital pins, IOL = –2 mA, AVDD 1.8-V operation 0.45 V
All INxM_GPOx digital pins, IOL = –2 mA, AVDD 3.3-V operation 0.4
VOH(GPOx) High-level digital output voltage All INxM_GPOx digital pins, IOH = 2 mA, AVDD 1.8-V operation AVDD – 0.45 V
All INxM_GPOx digital pins, IOH = 2 mA, AVDD 3.3-V operation 2.4
IIH(GPIx) Input logic-high leakage for digital inputs All INxP_GPIx digital pins, input = AVDD –5 0.1 5 µA
IIL(GPIx) Input logic-high leakage for digital inputs All INxP_GPIx digital pins, input = 0 V –5 0.1 5 µA
CIN Input capacitance for digital inputs All digital pins 5 pF
RPD Pulldown resistance for digital I/O pins when asserted on 20 kΩ
TYPICAL SUPPLY CURRENT CONSUMPTION
IAVDD Current consumption in hardware shutdown mode SHDNZ = 0, AVDD = 3.3 V, internal AREG 0.5 µA
IAVDD SHDNZ = 0, AVDD = 1.8 V, external AREG supply (AREG shorted to AVDD) 0.5
IIOVDD SHDNZ = 0, all external clocks stopped, IOVDD = 3.3 V 0.1
IIOVDD SHDNZ = 0, all external clocks stopped, IOVDD = 1.8 V 0.1
IAVDD Current consumption in sleep mode (software shutdown mode) All external clocks stopped, AVDD = 3.3 V, internal AREG 5 µA
IAVDD All external clocks stopped, AVDD = 1.8 V, external AREG supply (AREG shorted to AVDD) 5
IIOVDD All external clocks stopped, IOVDD = 3.3 V 0.1
IIOVDD All external clocks stopped, IOVDD = 1.8 V 0.1
IAVDD Current consumption with ADC 2-channel operating at fS 48-kHz, PLL off and BCLK = 512 × fS AVDD = 3.3 V, internal AREG 11.3 mA
IAVDD AVDD = 1.8 V, external AREG supply (AREG shorted to AVDD) 10.7
IIOVDD IOVDD = 3.3 V 0.1
IIOVDD IOVDD = 1.8 V 0.05
IAVDD Current consumption with ADC 4-channel operating at fS 16-kHz, PLL on and BCLK = 256 × fS AVDD = 3.3 V, internal AREG 19.7 mA
IAVDD AVDD = 1.8 V, external AREG supply (AREG shorted to AVDD) 18.6
IIOVDD IOVDD = 3.3 V 0.05
IIOVDD IOVDD = 1.8 V 0.02
IAVDD Current consumption with ADC 4-channel operating at fS 48-kHz, PLL on and BCLK = 256 × fS AVDD = 3.3 V, internal AREG 21.3 mA
IAVDD AVDD = 1.8 V, external AREG supply (AREG shorted to AVDD) 20.2
IIOVDD IOVDD = 3.3 V 0.1
IIOVDD IOVDD = 1.8 V 0.05
(1) Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
(2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.
(3) For best distortion performance, use input AC-coupling capacitors with low-voltage-coefficient.