JAJSGC5D February 2011 – December 2018 TMP103
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The first byte transmitted by the master is the slave address, with the R/W bit low. The TMP103 then acknowledges reception of a valid address. The next byte transmitted by the master is the Pointer Register. The TMP103 then acknowledges reception of the Pointer Register byte. The next byte is written to the register addressed by the Pointer Register. The TMP103 acknowledges reception of the data byte. The master can terminate data transfer by generating a START or STOP condition.