JAJSGC5D February 2011 – December 2018 TMP103
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The first byte transmitted by the master is the slave address, with the R/W bit high. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave of the register indicated by the Pointer Register. The master acknowledges reception of the data byte. The master can terminate data transfer by generating a Not-Acknowledge on reception of the data byte, or generating a START or STOP condition.