JAJSJ53B may 2020 – april 2023 TPD3S713-Q1 , TPD3S713A-Q1
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Consider the following application situations when choosing the output capacitors.
After an output short occurs, the TPD3S713x-Q1 device abruptly reduces the BUS current, and the energy stored in the output power-bus inductance causes voltage undershoot and potentially reverse voltage as it discharges.
Applications with large output inductance (such as from a cable) benefit from the use of a high-value output capacitor to control the voltage undershoot.
For USB port applications, because the VBUS pin is exposed to IEC61000-4-2 level-4 ESD, use a low-ESR capacitance to protect BUS.
The TPD3S713x-Q1 device is capable of handling up to 18-V battery voltage. When VBUS is shorted to the battery, the LCR tank circuit formed can induce ringing. The peak voltage seen on the BUS pin depends on the short-circuit cable length. The parasitic inductance and resistance varies with length, causing the damping factor and peak voltage to differ. Longer cables with larger resistance reduce the peak current and peak voltage. Consider high-voltage derating for the ceramic capacitor, because the peak voltage can be higher than twice the battery voltage.
Based on the three situations described, TI recommends a 10-µF, 35-V, X7R, 1210 low-ESR ceramic capacitor placed close to BUS. If the battery voltage is 16 V and a 16-V transient voltage suppressor (TVS) is used, then the capacitor voltage can be reduced to 25 V. Considering temperature variation, placing an additional 35-V aluminum electrolytic capacitor can lower the peak voltage and make the system more robust.