JAJSCP7 November   2016 TPL0401A-10-Q1 , TPL0401B-10-Q1

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 改訂履歴
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. 8 Parameter Measurement Information
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
    4. 9.4 Device Functional Modes
      1. 9.4.1 Voltage Divider Mode
    5. 9.5 Programming
      1. 9.5.1 I2C General Operation and Overview
        1. 9.5.1.1 START and STOP Conditions
        2. 9.5.1.2 Data Validity and Byte Formation
        3. 9.5.1.3 Acknowledge (ACK) and Not Acknowledge (NACK)
        4. 9.5.1.4 Repeated Start
      2. 9.5.2 Programing With I2C
        1. 9.5.2.1 Write Operation
        2. 9.5.2.2 Read Operation
    6. 9.6 Register Maps
      1. 9.6.1 Slave Address
      2. 9.6.2 Register Address
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curve
  11. 11Power Supply Recommendations
    1. 11.1 Power Sequence
    2. 11.2 Power-On Reset Requirements
    3. 11.3 I2C Communication After Power Up
    4. 11.4 Wiper Position While Unpowered and After Power Up
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13デバイスおよびドキュメントのサポート
    1. 13.1 ドキュメントのサポート
      1. 13.1.1 関連資料
    2. 13.2 関連リンク
    3. 13.3 ドキュメントの更新通知を受け取る方法
    4. 13.4 コミュニティ・リソース
    5. 13.5 商標
    6. 13.6 静電気放電に関する注意事項
    7. 13.7 用語集
  14. 14メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

9 Detailed Description

9.1 Overview

The TPL0401x-10-Q1 has a single linear-taper digital potentiometer with 128 wiper positions and an end-to-end resistance of 10 kΩ. The potentiometer can be used as a three-terminal potentiometer. The main operation of TPL0401x-10-Q1 is in voltage divider mode.

The low (L) terminal of the TPL0401x-10-Q1 is tied directly to GND. The high (H) and low (GND) terminals of TPL0401-10-Q1 are equivalent to the fixed terminals of a mechanical potentiometer. The H terminal must have a higher voltage than the low terminal (GND). The position of the wiper (W) terminal is controlled by the value in the Wiper Resistance (WR) 8-bit register. When the WR register contains all zeroes (zero-scale), the wiper terminal is closest to its L terminal. As the value of the WR register increases from all zeroes to all ones (full-scale), the wiper moves from the position closest to the GND terminal to the position closest to the H terminal. At the same time, the resistance between W and GND increases, whereas the resistance between W and H decreases.

9.2 Functional Block Diagram

TPL0401A-10-Q1 TPL0401B-10-Q1 funcBlockDiag_SLIS182.gif

9.3 Feature Description

The TPL0401x-10-Q1 device is a single-channel, linear taper digital potentiometer with 128 wiper positions. Default power up state for the TPL0401x-10-Q1 is mid code (0×40). The TPL0401x-10-Q1 has the low terminal connected to GND internally. The position of the wiper can be adjusted using an I2C interface. The TPL0401x-10-Q1 is available in a 6-pin SOT package with a specified temperature range of –40°C to +125°C. The part has a 10-kΩ end-to-end resistance and can operate with a supply voltage range of 2.7 V to 5.5 V. This kind of product is widely used in setting the voltage reference for low power DDR3 memory. The TPL0401x-10-Q1 has the low terminal internal and connected to GND.

9.4 Device Functional Modes

9.4.1 Voltage Divider Mode

The digital potentiometer generates a voltage divider when all three terminals are used. The voltage divider at wiper-to-H and wiper-to-GND is proportional to the input voltage at H to L (see Figure 11).

TPL0401A-10-Q1 TPL0401B-10-Q1 dfm_vt_mode_slis134.gif Figure 11. Equivalent Circuit for Voltage Divider Mode

For example, connecting terminal H to 5 V, the output voltage at terminal W can range from 0 V to 5 V. Equation 1 is the general equation defining the output voltage at terminal W for any valid input voltage applied to terminal H and terminal L (GND).

Equation 1. TPL0401A-10-Q1 TPL0401B-10-Q1 Eq1_SLIS182.gif

The voltage difference between terminal H and terminal W can also be calculated in Equation 2.

Equation 2. TPL0401A-10-Q1 TPL0401B-10-Q1 Eq2_SLIS182.gif

where

  • D is the decimal value of the wiper code

Table 1 shows the ideal values for DPOT with end-to end resistance of 10 kΩ. The absolute values of resistance can vary significantly but the Ratio (RWL/RTOT) is extremely accurate.

The linearity values are relative linearity values (that is, linearity after zero-scale and full-scale offset errors are removed). Consider this when expecting a certain absolute accuracy because some error is introduced when the device gets close in magnitude to the offset errors.

Note that the MSB is always discarded during a write to the wiper position register. For example, if 0×80 is written to the wiper position register, a read returns 0×00. Another similar example is if 0×FF is written, then 0×7F is read.

Table 1. Resistance Values Table

STEP HEX RWL (KΩ) RHW (KΩ) RWL/RTOT
0 0×00 0.00 10.00 0.0%
1 0×01 0.08 9.92 0.8%
2 0×02 0.16 9.84 1.6%
3 0×03 0.23 9.77 2.3%
4 0×04 0.31 9.69 3.1%
5 0×05 0.39 9.61 3.9%
6 0×06 0.47 9.53 4.7%
7 0×07 0.55 9.45 5.5%
8 0×08 0.63 9.38 6.3%
9 0×09 0.70 9.30 7.0%
10 0×0A 0.78 9.22 7.8%
11 0×0B 0.86 9.14 8.6%
12 0×0C 0.94 9.06 9.4%
13 0×0D 1.02 8.98 10.2%
14 0×0E 1.09 8.91 10.9%
15 0×0F 1.17 8.83 11.7%
16 0×10 1.25 8.75 12.5%
17 0×11 1.33 8.67 13.3%
18 0×12 1.41 8.59 14.1%
19 0×13 1.48 8.52 14.8%
20 0×14 1.56 8.44 15.6%
21 0×15 1.64 8.36 16.4%
22 0×16 1.72 8.28 17.2%
23 0×17 1.80 8.20 18.0%
24 0×18 1.88 8.13 18.8%
25 0×19 1.95 8.05 19.5%
26 0×1A 2.03 7.97 20.3%
27 0×1B 2.11 7.89 21.1%
28 0×1C 2.19 7.81 21.9%
29 0×1D 2.27 7.73 22.7%
30 0×1E 2.34 7.66 23.4%
31 0×1F 2.42 7.58 24.2%
32 0×20 2.50 7.50 25.0%
33 0×21 2.58 7.42 25.8%
34 0×22 2.66 7.34 26.6%
35 0×23 2.73 7.27 27.3%
36 0×24 2.81 7.19 28.1%
37 0×25 2.89 7.11 28.9%
38 0×26 2.97 7.03 29.7%
39 0×27 3.05 6.95 30.5%
40 0×28 3.13 6.88 31.3%
41 0×29 3.20 6.80 32.0%
42 0×2A 3.28 6.72 32.8%
43 0×2B 3.36 6.64 33.6%
44 0×2C 3.44 6.56 34.4%
45 0×2D 3.52 6.48 35.2%
46 0×2E 3.59 6.41 35.9%
47 0×2F 3.67 6.33 36.7%
48 0×30 3.75 6.25 37.5%
49 0×31 3.83 6.17 38.3%
50 0×32 3.91 6.09 39.1%
51 0×33 3.98 6.02 39.8%
52 0×34 4.06 5.94 40.6%
53 0×35 4.14 5.86 41.4%
54 0×36 4.22 5.78 42.2%
55 0×37 4.30 5.70 43.0%
56 0×38 4.38 5.63 43.8%
57 0×39 4.45 5.55 44.5%
58 0×3A 4.53 5.47 45.3%
59 0×3B 4.61 5.39 46.1%
60 0×3C 4.69 5.31 46.9%
61 0×3D 4.77 5.23 47.7%
62 0×3E 4.84 5.16 48.4%
63 0×3F 4.92 5.08 49.2%
64 (POR Default) 0×40 5.00 5.00 50.0%
65 0×41 5.08 4.92 50.8%
66 0×42 5.16 4.84 51.6%
67 0×43 5.23 4.77 52.3%
68 0×44 5.31 4.69 53.1%
69 0×45 5.39 4.61 53.9%
70 0×46 5.47 4.53 54.7%
71 0×47 5.55 4.45 55.5%
72 0×48 5.63 4.38 56.3%
73 0×49 5.70 4.30 57.0%
74 0×4A 5.78 4.22 57.8%
75 0×4B 5.86 4.14 58.6%
76 0×4C 5.94 4.06 59.4%
77 0×4D 6.02 3.98 60.2%
78 0×4E 6.09 3.91 60.9%
79 0×4F 6.17 3.83 61.7%
80 0×50 6.25 3.75 62.5%
81 0×51 6.33 3.67 63.3%
82 0×52 6.41 3.59 64.1%
83 0×53 6.48 3.52 64.8%
84 0×54 6.56 3.44 65.6%
85 0×55 6.64 3.36 66.4%
86 0×56 6.72 3.28 67.2%
87 0×57 6.80 3.20 68.0%
88 0×58 6.88 3.13 68.8%
89 0×59 6.95 3.05 69.5%
90 0×5A 7.03 2.97 70.3%
91 0×5B 7.11 2.89 71.1%
92 0×5C 7.19 2.81 71.9%
93 0×5D 7.27 2.73 72.7%
94 0×5E 7.34 2.66 73.4%
95 0×5F 7.42 2.58 74.2%
96 0×60 7.50 2.50 75.0%
97 0×61 7.58 2.42 75.8%
98 0×62 7.66 2.34 76.6%
99 0×63 7.73 2.27 77.3%
100 0×64 7.81 2.19 78.1%
101 0×65 7.89 2.11 78.9%
102 0×66 7.97 2.03 79.7%
103 0×67 8.05 1.95 80.5%
104 0×68 8.13 1.88 81.3%
105 0×69 8.20 1.80 82.0%
106 0×6A 8.28 1.72 82.8%
107 0×6B 8.36 1.64 83.6%
108 0×6C 8.44 1.56 84.4%
109 0×6D 8.52 1.48 85.2%
110 0×6E 8.59 1.41 85.9%
111 0×6F 8.67 1.33 86.7%
112 0×70 8.75 1.25 87.5%
113 0×71 8.83 1.17 88.3%
114 0×72 8.91 1.09 89.1%
115 0×73 8.98 1.02 89.8%
116 0×74 9.06 0.94 90.6%
117 0×75 9.14 0.86 91.4%
118 0×76 9.22 0.78 92.2%
119 0×77 9.30 0.70 93.0%
120 0×78 9.38 0.63 93.8%
121 0×79 9.45 0.55 94.5%
122 0×7A 9.53 0.47 95.3%
123 0×7B 9.61 0.39 96.1%
124 0×7C 9.69 0.31 96.9%
125 0×7D 9.77 0.23 97.7%
126 0×7E 9.84 0.16 98.4%
127 0×7F 9.92 0.08 99.2%

9.5 Programming

9.5.1 I2C General Operation and Overview

9.5.1.1 START and STOP Conditions

I2C communication with this device is initiated by the master sending a START condition and terminated by the master sending a STOP condition. A high-to-low transition on the SDA line while the SCL is high defines a START condition. A low-to-high transition on the SDA line while the SCL is high defines a STOP condition. See Figure 12.

TPL0401A-10-Q1 TPL0401B-10-Q1 I2C_START_STOP.gif Figure 12. Definition of START and STOP Conditions

9.5.1.2 Data Validity and Byte Formation

One data bit is transferred during each clock pulse of the SCL. One byte is comprised of eight bits on the SDA line. See Figure 13. A byte may either be a device address, register address, or data written to or read from a slave.

Data is transferred Most Significant Bit (MSB) first. Any number of data bytes can be transferred from the master to slave between the START and STOP conditions. Data on the SDA line must remain stable during the high phase of the clock period, as changes in the data line when the SCL is high are interpreted as control commands (START or STOP).

TPL0401A-10-Q1 TPL0401B-10-Q1 I2C_Data_Byte.gif Figure 13. Definition of Byte Formation

9.5.1.3 Acknowledge (ACK) and Not Acknowledge (NACK)

Each byte is followed by one ACK bit from the receiver. The ACK bit allows the receiver to communicate to the transmitter that the byte was successfully received and another byte may be sent.

The transmitter must release the SDA line before the receiver can send the ACK bit. To send an ACK bit, the receiver shall pull down the SDA line during the low phase of the ACK/NACK-related clock period (period 9), so that the SDA line is stable low during the high phase of the ACK/NACK-related clock period. Consider setup and hold times. Figure 14 shows an example use of ACK.

TPL0401A-10-Q1 TPL0401B-10-Q1 i2c_ack_slis182.gif Figure 14. Example Use of ACK

When the SDA line remains high during the ACK/NACK-related clock period, this is a NACK signal. There are several conditions that lead to the generation of a NACK:

  • The receiver is unable to receive or transmit because it is performing some real-time function and is not ready to start communication with the master.
  • During the transfer, the receiver gets data or commands that it does not understand.
  • During the transfer, the receiver cannot receive any more data bytes.
  • A master-receiver is done reading data and indicates this to the slave through a NACK.

Figure 15 shows an example use of NACK.

TPL0401A-10-Q1 TPL0401B-10-Q1 i2c_nack_slis134.gif Figure 15. Example Use of NACK

9.5.1.4 Repeated Start

A repeated START condition may be used in place of a complete STOP condition follow by another START condition when performing a read function. The advantage of this is that the I2C bus does not become available after the stop and therefore prevents other devices from grabbing the bus between transfers.

9.5.2 Programing With I2C

9.5.2.1 Write Operation

To write on the I2C bus, the master sends a START condition on the bus with the address of the slave, as well as the last bit (the R/W bit) set to 0, which signifies a write. After the slave responds with an acknowledge, the master then sends the register address of the register to which it wishes to write. The slave acknowledges again, letting the master know that it is ready. After this, the master starts sending the register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP condition. See Figure 16.

TPL0401A-10-Q1 TPL0401B-10-Q1 i2c_write_slis182.gif Figure 16. Write Operation

9.5.2.2 Read Operation

Reading from a slave is very similar to writing, but requires some additional steps. in order to read from a slave, the master must first instruct the slave which register it wishes to read from. This is done by the master starting off the transmission in a similar fashion as the write, by sending the address with the R/W bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the slave acknowledges this register address, the master sends a START condition again, followed by the slave address with the R/W bit set to 1 (Signifying a read). This time, the slave acknowledges the read request, and the master releases the SDA bus but continues supplying the clock to the slave. During this part of the transaction, the master becomes the master-receiver, and the slave becomes the slave-transmission.

The master continues to send out the clock pulses, for each byte of data that it wishes to receive. At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for more data. When the master has received the number of bytes it was expecting (or needs to stop communication), it sends a NACK, signaling to the slave to halt communications and release the bus. The master follows this up with a STOP condition. Figure 17 shows the read operation from one register.

TPL0401A-10-Q1 TPL0401B-10-Q1 i2c_read_slis182.gif Figure 17. Read Operation from One Register
TPL0401A-10-Q1 TPL0401B-10-Q1 i2c_short_read_slis182.gif Figure 18. Short Read Operation

The TPL0401x-10-Q1 has 1 register, and it is not a requirement that the register address be sent before a read. A shorter read allows the user to simply send a read request to the device address as shown in Figure 18.

9.6 Register Maps

9.6.1 Slave Address

Table 1 and Table 2 show the TPL0401A-10-Q1 and TPL0401B-10-Q1 bit address repectively.

Table 1. TPL0401A-10-Q1 Bit Address

BIT 7
(MSB)		 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
(LSB)
0 1 0 1 1 1 0 R/W

Table 2. TPL0401B-10-Q1 Bit Address

BIT 7
(MSB)		 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
(LSB)
0 1 1 1 1 1 0 R/W

9.6.2 Register Address

Following the successful acknowledgment of the address byte, the bus master sends a command byte as shown in Figure 19, which is stored in the Control Register in the TPL0401x-10-Q1. The TPL0401x-10-Q1 has only 1 register, but requires the command byte be sent during communication.

TPL0401A-10-Q1 TPL0401B-10-Q1 cntrl_reg_cps151.gif Figure 19. Register Address Byte

Table 2 shows the TPL0401x-10-Q1 register address byte.

Table 2. Register Address Byte

REGISTER ADDRESS BITS REGISTER ADDRESS
(HEX)		 REGISTER PROTOCOL POWER-UP
DEFAULT
B7 B6 B5 B4 B3 B2 B1 B0
0 0 0 0 0 0 0 0 0×00 Wiper Position Read/Write byte 0100 0000 (0×40)

See Table 1 for more information on the wiper position register values. Note that the MSB is always discarded during a write to the wiper position register. For example, if 0×80 is written to the wiper position register, a read returns 0×00. Another similar example is if 0×FF is written, then 0×7F is read.