JAJSES8B October 2017 – November 2018 TPS2372
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The internal PoE UVLO (Undervoltage Lock Out) circuit holds the hotswap switch off before the PSE provides full voltage to the PD. This prevents the downstream converter circuits from loading the PoE input during detection and classification. The converter circuits will discharge CBULK while the PD is unpowered. Thus V(VDD-RTN) will be a small voltage just after full voltage is applied to the PD, as seen in Figure 17. The PSE drives the PI voltage to the operating range once it has decided to power up the PD. When VVDD rises above the UVLO turn-on threshold (VUVLO_R, approximately 38 V) with RTN high, the TPS2372-3 and TPS2372-4 enables the hotswap MOSFET with inrush current limit (~200 mA for TPS2372-3 and ~335 mA for TPS2372-4) as seen in Figure 19. The PG pin is in low state while CBULK charges and VRTN falls from VVDD to nearly VVSS. PG output is maintained low during that time, to avoid additional loading between VVDD and VRTN that could prevent successful PD and subsequent converter start up. Once the inrush current falls about 10% below the inrush current limit, the PD current limit switches to the operational level (approximately 1.85 A for TPS2372-3 and approximately 2.2 A for TPS2372-4).
Additionally, as seen in Figure 19 once the inrush period duration has also exceeded ~81.5 ms, if IRSHDL_EN is open (this delay does not apply if connect to RTN), PG output becomes high impedance, allowing the downstream converter circuitry to start. In typical lighting applications, this allows a low power converter to start powering a microcontroller, which subsequently turns ON a high power LED driver. As seen in Figure 20, the converter soft-start introduces a slight additional delay before the transition to a higher power mode. TPH, TPL and BT outputs are enabled within tTPLHBT following PG going from low to open.
If VVDD-VVSS drops below the lower PoE UVLO (VUVLO_F, ~32 V), the hotswap switch is turned off, but the PG output remains high impedance allowing the converter to continue operating until the converter's UVLO threshold is reached.