JAJSDX9C June 2017 – November 2018 TPS2373
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
The exposed thermal PAD is internally connected to VSS pin. It should be tied to a large VSS copper area on the PCB to provide a low resistance thermal path to the circuit board. TI recommends maintaining a clearance of 0.025” between VSS and high-voltage signals such as VDD.