JAJSCF6G July   2016  – December  2019 TPS2660

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
    1.     概略回路図
  3. 3 概要
    1.     -60V電源における入力逆極性保護
  4. 4 改訂履歴
  5. 5 概要（続き）
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
    1.     Pin Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Timing Requirements
    7. 8.7 Typical Characteristics
  9. 9 Parameter Measurement Information
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1 Undervoltage Lockout (UVLO)
      2. 10.3.2 Overvoltage Protection (OVP)
      3. 10.3.3 Reverse Input Supply Protection
      4. 10.3.4 Hot Plug-In and In-Rush Current Control
      5. 10.3.5 Overload and Short Circuit Protection
        1. 10.3.5.1 Overload Protection
          1. 10.3.5.1.1 Active Current Limiting
          2. 10.3.5.1.2 Electronic Circuit Breaker with Overload Timeout, MODE = OPEN
        2. 10.3.5.2 Short Circuit Protection
          1. 10.3.5.2.1 Start-Up With Short-Circuit On Output
        3. 10.3.5.3 FAULT Response
          1. 10.3.5.3.1 Look Ahead Overload Current Fault Indicator
        4. 10.3.5.4 Current Monitoring
        5. 10.3.5.5 IN, OUT, RTN, and GND Pins
        6. 10.3.5.6 Thermal Shutdown
        7. 10.3.5.7 Low Current Shutdown Control (SHDN)
    4. 10.4 Device Functional Modes
  11. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Typical Application
      1. 11.2.1 Design Requirements
      2. 11.2.2 Detailed Design Procedure
        1. 11.2.2.1 Step by Step Design Procedure
        2. 11.2.2.2 Programming the Current-Limit Threshold—R(ILIM) Selection
        3. 11.2.2.3 Undervoltage Lockout and Overvoltage Set Point
        4. 11.2.2.4 Programming Current Monitoring Resistor—RIMON
        5. 11.2.2.5 Setting Output Voltage Ramp Time—(tdVdT)
          1. 11.2.2.5.1 Case 1: Start-Up Without Load—Only Output Capacitance C(OUT) Draws Current During Start-Up
          2. 11.2.2.5.2 Case 2: Start-Up With Load—Output Capacitance C(OUT) and Load Draws Current During Start-Up
          3. 11.2.2.5.3 Support Component Selections—RFLTb and C(IN)
      3. 11.2.3 Application Curves
    3. 11.3 System Examples
      1. 11.3.1 Acive ORing Operation
      2. 11.3.2 Field Supply Protection in PLC, DCS I/O Modules
      3. 11.3.3 Simple 24-V Power Supply Path Protection
    4. 11.4 Do's and Don'ts
  12. 12Power Supply Recommendations
    1. 12.1 Transient Protection
  13. 13Layout
    1. 13.1 Layout Guidelines
    2. 13.2 Layout Example
  14. 14デバイスおよびドキュメントのサポート
    1. 14.1 デバイス・サポート
    2. 14.2 ドキュメントのサポート
      1. 14.2.1 関連資料
    3. 14.3 ドキュメントの更新通知を受け取る方法
    4. 14.4 コミュニティ・リソース
    5. 14.5 商標
    6. 14.6 静電気放電に関する注意事項
    7. 14.7 Glossary
  15. 15メカニカル、パッケージ、および注文情報

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • RHF|24
  • PWP|16
サーマルパッド・メカニカル・データ
発注情報

8.6 Timing Requirements

–40°C ≤ TA = TJ ≤ +125°C, V(IN) = 24 V, V(SHDN) = 2 V, R(ILIM) = 120 kΩ, IMON = FLT = OPEN, C(OUT) = 1 μF, C(dVdT) = OPEN. (All voltages referenced to GND, (unless otherwise noted))
MIN NOM MAX UNIT
IN AND UVLO INPUT
UVLO_tON(dly) UVLO turnon delay UVLO↑ (100 mV above V(UVLOR)) to V(OUT) = 100 mV, C(dvdt) = open 250 µs
UVLO↑ (100 mV above V(UVLOR)) to V(OUT) = 100 mV, C(dvdt) ≥ 10 nF, [C(dvdt) in nF] 250 + 14.5 × C(dvdt) µs
UVLO_toff(dly) UVLO turnoff delay UVLO↓ (100 mV below V(UVLOF)) to FLT↓ 10 µs
SHUTDOWN CONTROL INPUT (SHDN)
tSD(dly) SHUTDOWN exit delay SHDN↑ to V(OUT) = 100 mV, C(dvdt) ≥ 10 nF, [C(dvdt) in nF] 250 + 14.5 × C(dvdt) µs
SHDN↑ to V(OUT) = 100 mV, C(dvdt) = open 250 µs
SHUTDOWN entry delay SHDN↓ (below V(SHUTF)) to FLT↓ 10 µs
OVER VOLTAGE PROTECTION INPUT (OVP)
tOVP(dly) OVP exit delay OVP↓ (20 mV below V(OVPF)) to V(OUT) = 100 mV, TPS26600 & TPS26601 only 200 µs
OVP disable delay OVP↑ (20 mV above V(OVPR)) to FLT↓, TPS26600 and TPS26601 only 6 µs
CURRENT LIMIT
tFASTTRIP(dly) Fast-trip comparator delay I(OUT) > I(FASTRIP) 250 ns
REVERSE PROTECTION COMPARATOR
tREV(dly) Reverse protection comparator delay (V(IN) – V(OUT))↓ (100 mV overdrive below V(REVTH)) to internal FET turn OFF 1.5 µs
(V(IN) – V(OUT))↓ (10 mV overdrive below V(REVTH)) to FLT↓ 45
tFWD(dly) (V(IN) – V(OUT))↑ (10 mV overdrive above V(FWDTH)) to FLT↑ 70
THERMAL SHUTDOWN
tretry Retry delay in TSD 512 ms
OUTPUT RAMP CONTROL (dVdT)
tdVdT Output ramp time SHDN↑ to V(OUT) = 23.9 V, with C(dVdT) = 47 nF 10 ms
SHDN↑ to V(OUT) = 23.9 V, with C(dVdT) = open 1.6
FAULT FLAG (FLT)
tCB(dly) FLT assertion delay in circuit breaker mode MODE = OPEN, delay from I(OUT) > I(OL) to FLT↓ 4 ms
tCBretry(dly) Retry delay in circuit breaker mode MODE = OPEN 540 ms
tPGOODF PGOOD delay (de-glitch) time Falling edge 875 µs
tPGOODR Rising edge, C(dVdT) = open 1400
Rising egde, C(dVdT) ≥ 10 nF, [C(dvdt) in nF] 875 + 20 × C(dVdT)