JAJSC28A January 2015 – February 2024 TPS3702
PRODUCTION DATA
When the voltage on VDD is less than the device UVLO voltage but greater than the power-on reset voltage (V(POR)), the undervoltage output is asserted and the overvoltage output is high impedance, regardless of the voltage on SENSE.