SLUSFM1 December   2024 TPS4812-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Typical Characteristics
  8. 7 Parameter Measurement Information
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Charge Pump and Gate Driver Output (VS, GATE, BST, SRC)
      2. 8.3.2 Capacitive Load Driving
        1. 8.3.2.1 Using Low-Power Bypass FET (G Drive) for Load Capacitor Charging
        2. 8.3.2.2 Using Main FET (GATE Drive) Gate Slew Rate Control
      3. 8.3.3 Overcurrent and Short-Circuit Protection
        1. 8.3.3.1 I2t-Based Overcurrent Protection
          1. 8.3.3.1.1 I2t-Based Overcurrent Protection With Auto-Retry
          2. 8.3.3.1.2 I2t-Based Overcurrent Protection With Latch-Off
        2. 8.3.3.2 Short-Circuit Protection
      4. 8.3.4 Analog Current Monitor Output (IMON)
      5. 8.3.5 NTC-Based Temperature Sensing (TMP) and Analog Monitor Output (ITMPO)
      6. 8.3.6 Fault Indication and Diagnosis (FLT)
      7. 8.3.7 Reverse Polarity Protection
      8. 8.3.8 Undervoltage Protection (UVLO)
    4. 8.4 Device Functional Modes
      1. 8.4.1 State Diagram
      2. 8.4.2 State Transition Timing Diagram
      3. 8.4.3 Power Down
      4. 8.4.4 Shutdown Mode
      5. 8.4.5 Low Power Mode (LPM)
      6. 8.4.6 Active Mode (AM)
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application 1: Driving Power at all times (PAAT) Loads With Automatic Load Wakeup
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
    3. 9.3 Typical Application 2: Driving Power at all times (PAAT) Loads With Automatic Load Wakeup and Output Bulk Capacitor Charging
      1. 9.3.1 Design Requirements
      2. 9.3.2 External Component Selection
      3. 9.3.3 Application Curves
    4. 9.4 Power Supply Recommendations
    5. 9.5 Layout
      1. 9.5.1 Layout Guidelines
      2. 9.5.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Receiving Notification of Documentation Updates
    2. 10.2 Support Resources
    3. 10.3 Trademarks
    4. 10.4 Electrostatic Discharge Caution
    5. 10.5 Glossary
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • RGE|23
サーマルパッド・メカニカル・データ
発注情報

9.2.3 Application Curves

TPS4812-Q1 Start-Up Profile of Low Power Path (LPM = Low, VIN = 48V, No Load, CBST = 470nF)Figure 9-2 Start-Up Profile of Low Power Path (LPM = Low, VIN = 48V, No Load, CBST = 470nF)
TPS4812-Q1 Zoom-In View of State Transition From LPM to Active Mode (LPM = Low, VIN = 48V, EN/UVLO = High)Figure 9-4 Zoom-In View of State Transition From LPM to Active Mode (LPM = Low, VIN = 48V, EN/UVLO = High)
TPS4812-Q1 State Transition From LPM to Active Mode (LPM = Low to High, VIN = 48V, No Load)Figure 9-6 State Transition From LPM to Active Mode (LPM = Low to High, VIN = 48V, No Load)
TPS4812-Q1 I2T based Overcurrent Response of TPS4812-Q1 EVM for 6A to 16A Load StepFigure 9-8 I2T based Overcurrent Response of TPS4812-Q1 EVM for 6A to 16A Load Step
TPS4812-Q1 Auto-Retry Response of TPS4812-Q1 for an I2T-Based Overcurrent FaultFigure 9-10 Auto-Retry Response of TPS4812-Q1 for an I2T-Based Overcurrent Fault
TPS4812-Q1 Output Short-Circuit Response of TPS4812-Q1Figure 9-12 Output Short-Circuit Response of TPS4812-Q1
TPS4812-Q1 TPS4812-Q1 Bi-directional Current Monitoring Output (IMON, I_DIR) Transient ResponseFigure 9-14 TPS4812-Q1 Bi-directional Current Monitoring Output (IMON, I_DIR) Transient Response
TPS4812-Q1 State Transition From LPM to Active Mode (LPM = Low, VIN = 48V, EN/UVLO = High)Figure 9-3 State Transition From LPM to Active Mode (LPM = Low, VIN = 48V, EN/UVLO = High)
TPS4812-Q1 When LPM = Low in LOAD WAKEUP state, INP Has No Control on GATEFigure 9-5 When LPM = Low in LOAD WAKEUP state, INP Has No Control on GATE
TPS4812-Q1 With LPM = Low to High, INP Gained Control on GATE (VIN = 48V, No Load)Figure 9-7 With LPM = Low to High, INP Gained Control on GATE (VIN = 48V, No Load)
TPS4812-Q1 I2T based Overcurrent Response of TPS4812-Q1 EVM for 6A to 23A Load StepFigure 9-9 I2T based Overcurrent Response of TPS4812-Q1 EVM for 6A to 23A Load Step
TPS4812-Q1 Latch-Off Response of TPS4812-Q1 for an I2T-Based Overcurrent FaultFigure 9-11 Latch-Off Response of TPS4812-Q1 for an I2T-Based Overcurrent Fault
TPS4812-Q1 TPS4812-Q1 Current Monitoring Output (IMON) Transient ResponseFigure 9-13 TPS4812-Q1 Current Monitoring Output (IMON) Transient Response
TPS4812-Q1 GATE Turn-OFF During Input Reverse Battery FaultFigure 9-15 GATE Turn-OFF During Input Reverse Battery Fault