SLUS859C October   2008  – January 2015 TPS54233

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Simplified Schematic
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Switching Characteristics
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Feature Description
      1. 8.2.1  Fixed Frequency PWM Control
      2. 8.2.2  Voltage Reference (Vref)
      3. 8.2.3  Bootstrap Voltage (BOOT)
      4. 8.2.4  Enable and Adjustable Input Under-Voltage Lockout (VIN UVLO)
      5. 8.2.5  Programmable Slow Start Using SS PIN
      6. 8.2.6  Error Amplifier
      7. 8.2.7  Slope Compensation
      8. 8.2.8  Current Mode Compensation Design
      9. 8.2.9  Overcurrent Protection and Frequency Shift
      10. 8.2.10 Overvoltage Transient Protection
      11. 8.2.11 Thermal Shutdown
    3. 8.3 Device Functional Modes
      1. 8.3.1 Eco-modeTM
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Switching Frequency
        2. 9.2.2.2 Output Voltage Set Point
        3. 9.2.2.3 Input Capacitors
        4. 9.2.2.4 Output Filter Components
          1. 9.2.2.4.1 Inductor Selection
          2. 9.2.2.4.2 Capacitor Selection
        5. 9.2.2.5 Compensation Components
        6. 9.2.2.6 Bootstrap Capacitor
        7. 9.2.2.7 Catch Diode
        8. 9.2.2.8 Output Voltage Limitations
        9. 9.2.2.9 Power Dissipation Estimate
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
    3. 11.3 Estimated Circuit Area
    4. 11.4 Electromagnetic Interference (EMI) Considerations
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Development Support
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS54233 device is typically used as a step-down converter, which converts a voltage from 3.5 V to 28 V to a lower voltage. WEBENCH software is available to aid in the design and analysis of circuits.

For additional design needs, see the following devices.

TPS54231 TPS54232 TPS54233 TPS54331 TPS54332
IO(Max) 2A 2A 2A 3A 3.5A
Input Voltage Range 3.5V - 28V 3.5V - 28V 3.5V - 28V 3.5V - 28V 3.5V - 28V
Switching Freq. (Typ) 570kHz 1000kHz 285kHz 570kHz 1000kHz
Switch Current Limit (Min) 2.3A 2.3A 2.3A 3.5A 4.2A
Pin/Package 8SOIC 8SOIC 8SOIC 8SOIC 8SO PowerPAD™

9.2 Typical Application

sch1_lus859.gifFigure 12. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the input parameters in Table 3.

Table 3. Design Parameters

DESIGN PARAMETER EXAMPLE VALUE
Input voltage range 8 V to 18 V
Output voltage 3.3 V
Input ripple voltage 300 mV
Output ripple voltage 100 mV
Output current rating 2 A
Operating Frequency 300 kHz

9.2.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS54233. Alternately, the WEBENCH Software can be used to generate a complete design. The WEBENCH Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

9.2.2.1 Switching Frequency

The switching frequency for the TPS54233 is fixed at 300 kHz.

9.2.2.2 Output Voltage Set Point

The output voltage of the TPS54233 is externally adjustable using a resistor divider network. In the application circuit of Figure 12, this divider network is comprised of R5 and R6. The relationship of the output voltage to the resistor divider is given by Equation 4 and Equation 5:

Equation 4. new_eq4a_lvs839.gif
Equation 5. new_eq5a_lvs839.gif

Choose R5 to be approximately 10 kΩ. Slightly increasing or decreasing R5 can result in closer output voltage matching when using standard value resistors. In this design, R5 = 10.2 kΩ and R6 = 3.24 kΩ, resulting in a
3.31 V output voltage.

9.2.2.3 Input Capacitors

The TPS54233 requires an input decoupling capacitor and depending on the application, a bulk input capacitor. The typical recommended value for the decoupling capacitor is 10 μF. A high-quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. A smaller value may be used as long as all other requirements are met; however 10 μF has been shown to work well in a wide variety of circuits. Additionally, some bulk capacitance may be needed, especially if the TPS54233 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but should be rated to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable. For this design two 4.7 μF capacitors are used for the input decoupling capacitor. They are X7R dielectric rated for 50 V. The equivalent series resistance (ESR) is approximately 2 mΩ, and the current rating is 3 A. Additionally, a small 0.01 μF capacitor is included for high frequency filtering.

This input ripple voltage can be approximated by Equation 6

Equation 6. new_eq4_lvs839.gif

Where IOUT(MAX) is the maximum load current, fSW is the switching frequency, CBULK is the bulk capacitor value and ESRMAX is the maximum series resistance of the bulk capacitor.

The maximum RMS ripple current also needs to be checked. For worst case conditions, this can be approximated by Equation 7

Equation 7. new_eq5_lvs839.gif

In this case, the input ripple voltage would be 143 mV and the RMS ripple current would be 1.5 A. It is also important to note that the actual input voltage ripple will be greatly affected by parasitics associated with the layout and the output impedance of the voltage source. The actual input voltage ripple for this circuit is shown in Design Parameters and is larger than the calculated value. This measured value is still below the specified input limit of 300 mV. The maximum voltage across the input capacitors would be VIN max plus ΔVIN/2. The chosen bulk and bypass capacitors are each rated for 50 V and the ripple current capacity is greater than 3 A, both providing ample margin. It is important that the maximum ratings for voltage and current are not exceeded under any circumstance.

9.2.2.4 Output Filter Components

Two components need to be selected for the output filter, L1 and C9. Since the TPS54233 is an externally compensated device, a wide range of filter component types and values can be supported.

9.2.2.4.1 Inductor Selection

To calculate the minimum value of the output inductor, use Equation 8

Equation 8. new_eq6_lvs839.gif

KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. This value is at the discretion of the designer; however, the following guidelines may be used. For designs using low ESR output capacitors such as ceramics, a value as high as KIND = 0.3 may be used. When using higher ESR output capacitors, KIND = 0.2 yields better results.

For this design example, use KIND = 0.3 and the minimum inductor value is calculated to be 14.97μH. For this design, the closest value 15μH was chosen.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from Equation 9

Equation 9. eq_ilrms_lus859.gif

and the peak inductor current can be determined with Equation 10

Equation 10. eq_ilpk_lus859.gif

For this design, the RMS inductor current is 2.02 A and the peak inductor current is 2.43 A. The chosen inductor is a Coilcraft MSS1038-153ML 15 μH. It has a saturation current rating of 3.86 A and an RMS current rating of 3.8 A, meeting these requirements. Smaller or larger inductor values can be used depending on the amount of ripple current the designer wishes to allow so long as the other design requirements are met. Larger value inductors will have lower ac current and result in lower output voltage ripple, while smaller inductor values will increase ac current and output voltage ripple. Inductor values for use with the TPS54233 are in the range of 6.8 μH to 47 μH.

9.2.2.4.2 Capacitor Selection

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 300 kHz frequency of this design, internal circuit limitations of the TPS54233 limit the practical maximum crossover frequency to about 25 kHz. In general, the closed loop crossover frequency should be higher than the corner frequency determined by the load impedance and the output capacitor. This limits the minimum capacitor value for the output filter to:

Equation 11. q9_co_min_lvs839.gif

Where RO is the output load impedance (VO/IO) and fCO is the desired crossover frequency. For a desired maximum crossover of 25 kHz the minimum value for the output capacitor is around 3.8μF. This may not satisfy the output ripple voltage requirement. The output ripple voltage consists of two components; the voltage change due to the charge and discharge of the output filter capacitance and the voltage change due to the ripple current times the ESR of the output filter capacitor. The output ripple voltage can be estimated by:

Equation 12. q8_vopp_lvs839.gif

Where NC is the number of output capacitors in parallel.

The maximum ESR of the output capacitor is determined by the amount of allowable output ripple as specified in the initial design parameters; so the maximum specified ESR as listed in the capacitor data sheet is given by Equation 13:

Equation 13. eq_esrmax_lus859.gif

Where ΔVp-p is the desired peak-to-peak output ripple.

To meet the 100 mV p-p ripple requirement, a single 470 μF aluminum electrolytic output capacitor is chosen for C9. This is a Panasonic, EEVFK1A471P rated at 10 V with a maximum ESR of 160 mΩ and a ripple current rating of 600 mA.

The maximum RMS output ripple current can be calculated using Equation 14

Equation 14. eq_icout_lus859.gif

The calculated total RMS ripple current is 216 mA and the maximum total ESR required is 43 mΩ. These output capacitors exceed the requirements by a wide margin and will result in a reliable, high-performance design. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus = the ripple voltage. Any derating amount must also be included.

Other capacitor types work well with the TPS54233, depending on the needs of the application.

9.2.2.5 Compensation Components

The external compensation used with the TPS54233 allows for a wide range of output filter configurations. A large range of capacitor values and types of dielectric are supported. The design example uses ceramic X5R dielectric output capacitors, but other types are supported.

A Type II compensation scheme is recommended for the TPS54233. The compensation components are chosen to set the desired closed loop cross over frequency and phase margin for output filter components. The type II compensation has the following characteristics; a dc gain component, a low frequency pole, and a mid frequency zero / pole pair.

The dc gain is determined by Equation 15:

Equation 15. new_eq12_lvs839.gif

Where:

Vggm = 800
VREF = 0.8 V

The low-frequency pole is determined by Equation 16:

Equation 16. new_eq13_lvs839.gif

The mid-frequency zero is determined by Equation 17:

Equation 17. new_eq14_lvs839.gif

And, the mid-frequency pole is given by Equation 18:

Equation 18. new_eq15_lvs839.gif

The first step is to choose the closed loop crossover frequency. In general, the closed-loop crossover frequency should be less than 1/8 of the minimum operating frequency, but for the TPS54233it is recommended that the maximum closed loop crossover frequency be not greater than 25 kHz. Next, the required gain and phase boost of the crossover network needs to be calculated. By definition, the gain of the compensation network must be the inverse of the gain of the modulator and output filter. For this design example, where the ESR zero is less than the closed loop crossover frequency, the gain of the modulator and output filter can be approximated by Equation 19:

Equation 19. eq_gain_lus859.gif

Where:

RSENSE = 1Ω/9

RO = VO/IO

RESR = Equivalent series resistance of the output capacitor

The phase loss is given by Equation 20:

Equation 20. new_eq17_lvs839.gif

Where:

RESR = Equivalent series resistance of the output capacitor

RO = VO/IO

Now that the phase loss is known the required amount of phase boost to meet the phase margin requirement can be determined. The required phase boost is given by Equation 21:

Equation 21. new_eq_lvs839.gif

Where PM = the desired phase margin.

A zero / pole pair of the compensation network will be placed symmetrically around the intended closed loop frequency to provide maximum phase boost at the crossover point. The amount of separation can be determined by Equation 22 and the resultant zero and pole frequencies are given by Equation 23 and Equation 24

Equation 22. q18_k_lvs839.gif
Equation 23. q19_fz1fco_lvs839.gif
Equation 24. q20_fp1fco_lvs839.gif

The low-frequency pole is set so that the gain at the crossover frequency is equal to the inverse of the gain of the modulator and output filter. Due to the relationships established by the pole and zero relationships, the value of RZ can be derived directly by Equation 25 :

Equation 25. eq_rz_lus859.gif

Where:

VO = Output voltage

ROA = 8.696 MΩ

GMCOMP = 9 A/V

Vggm = 800

VREF = 0.8 V

RESR = Equivalent series resistance of the output capacitor

With RZ known, CZ and CP can be calculated using Equation 26 and Equation 27:

Equation 26. q22_cz_lvs839.gif
Equation 27. q23_cp_lvs839.gif

For this design, a singe 470 μF output capacitor is used. The ESR is approximately .160 Ω. The desired closed loop crossover frequency is 22000 Hz.

Using Equation 19 and Equation 20, the output stage gain and phase loss are equivalent as:

Gain = –3.114 dB

and

PL = –4.96 degrees

For 60 degrees of phase margin, Equation 21 requires no additional phase boost, so K can be set equal to 1.

Equation 22, Equation 23, and Equation 24 are used to find the zero and pole frequencies of:

FZ1 = 22000 Hz

And

FP1 = 22000 Hz

RZ, CZ, and CP are calculated using Equation 25, Equation 26, and Equation 27:

Equation 28. eq_rz_solv_lus859.gif
Equation 29. eq_cz_solv_lus859.gif
Equation 30. eq_cp_solv_lus859.gif

Using standard values for R3, C6, and C7 in the application schematic of Figure 12:

R3 = 30.9 kΩ

C6 = 220 pF

C7 = 220 pF

The measured overall loop response for the circuit is given in Figure 12. Note that the actual closed loop crossover frequency is higher than intended at about 25 kHz. This is primarily due to variation in the actual values of the output filter components and tolerance variation of the internal feed-forward gain circuitry. Overall the design has greater than 60 degrees of phase margin and will be completely stable over all combinations of line and load variability.

9.2.2.6 Bootstrap Capacitor

Every TPS54233 design requires a bootstrap capacitor, C4. The bootstrap capacitor must be 0.1 μF. The bootstrap capacitor is located between the PH pins and BOOT pin. The bootstrap capacitor should be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.2.7 Catch Diode

The TPS54233 is designed to operate using an external catch diode between PH and GND. The selected diode must meet the absolute maximum ratings for the application: Reverse voltage must be higher than the maximum voltage at the PH pin, which is VINMAX + 0.5 V. Peak current must be greater than IOUTMAX plus on half the peak to peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note that the catch diode conduction time is typically longer than the high-side FET on time, so attention paid to diode parameters can make a marked improvement in overall efficiency. Additionally, check that the device chosen is capable of dissipating the power losses. For this design, a Diodes, Inc. B340A is chosen, with a reverse voltage of 40 V, forward current of 3 A, and a forward voltage drop of 0.5 V.

9.2.2.8 Output Voltage Limitations

Due to the internal design of the TPS54233, there are both upper and lower output voltage limits for any given input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 91% and is given by Equation 31:

Equation 31. q24_vomax_lvs839.gif

Where:

VIN min = Minimum input voltage

IO max = Maximum load current

VD = Catch diode forward voltage

RL = Output inductor series resistance

The equation assumes maximum on resistance for the internal high-side FET.

The lower limit is constrained by the minimum controllable on time which may be as high as 160 ns. The approximate minimum output voltage for a given input voltage and minimum load current is given by Equation 32:

Equation 32. eq_vomin_lus859.gif

Where:

VIN max = Maximum input voltage

IO min = Minimum load current

VD = Catch diode forward voltage

RL = Output inductor series resistance

This equation assumes nominal on-resistance for the high-side FET and accounts for worst case variation of operating frequency set point. Any design operating near the operational limits of the device should be carefully checked to assure proper functionality.

9.2.2.9 Power Dissipation Estimate

The following formulas show how to estimate the device power dissipation under continuous conduction mode operations. They should not be used if the device is working in the discontinuous conduction mode (DCM) or pulse skipping Eco-modeTM.

The device power dissipation includes:

1) Conduction loss: Pcon = Iout2 x RDS(on) x VOUT/VIN

2) Switching loss: Psw = 0.5 x 10-9 x VIN2 x IOUT x Fsw

3) Gate charge loss: Pgc = 22.8 x 10-9 x Fsw

4) Quiescent current loss: Pq = 0.075 x 10-3 x VIN

Where:

IOUT is the output current (A).

RDS(on) is the on-resistance of the high-side MOSFET (Ω).

VOUT is the output voltage (V).

VIN is the input voltage (V).

Fsw is the switching frequency (Hz).

So

Ptot = Pcon + Psw + Pgc + Pq

For given TA , TJ = TA + Rth x Ptot.

For given TJMAX = 150°C, TAMAX = TJMAX– Rth x Ptot.

Where:

Ptot is the total device power dissipation (W).

TA is the ambient temperature (°C).

TJ is the junction temperature (°C) .

Rth is the thermal resistance of the package (°C/W).

TJMAX is maximum junction temperature (°C).

TAMAX is maximum ambient temperature (°C).

9.2.3 Application Curves

eff1_io_lus859.gifFigure 13. TPS54233 Efficiency
lr_io_lus859.gifFigure 15. TPS54233 Load Regulation
trns_res_lus859.gifFigure 17. TPS54233 Transient Response
out_ripp_lus859.gifFigure 19. TPS54233 Input Ripple
startup_lus859.gifFigure 21. TPS54233 Start Up
ecno_mode_lus859.gifFigure 23. TPS54233 Eco-mode™ Operation
eff2_io_lus859.gifFigure 14. TPS54233 Low Current Efficiency
line_vi_lus859.gifFigure 16. TPS54233 Line Regulation
c_loop_res_lus859.gifFigure 18. TPS54233 Loop Response
in_ripp_lus859.gifFigure 20. TPS54233 Output Ripple
startup2_lus859.gifFigure 22. TPS54233 Start-up Relative to Enable