JAJSHH0E August 2013 – May 2019 TPS54618-Q1
PRODUCTION DATA.
- 1 特長
- 2 アプリケーション
- 3 概要
- 4 改訂履歴
- 5 概要（続き）
- 6 Pin Configuration and Functions
- 7 Specifications
-
8 Detailed Description
- 8.1 Overview
- 8.2 Functional Block Diagram
- 8.3
Feature Description
- 8.3.1 Fixed Frequency PWM Control
- 8.3.2 Slope Compensation and Output Current
- 8.3.3 Bootstrap Voltage (Boot) and Low Dropout Operation
- 8.3.4 Error Amplifier
- 8.3.5 Voltage Reference
- 8.3.6 Adjusting the Output Voltage
- 8.3.7 Enable and Adjusting Undervoltage Lockout
- 8.3.8 Soft-Start Pin
- 8.3.9 Sequencing
- 8.3.10 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)
- 8.3.11 Overcurrent Protection
- 8.3.12 Frequency Shift
- 8.3.13 Reverse Overcurrent Protection
- 8.3.14 Synchronize Using the RT/CLK Pin
- 8.3.15 Power Good (PWRGD Pin)
- 8.3.16 Overvoltage Transient Protection
- 8.3.17 Thermal Shutdown
- 8.4 Device Functional Modes
-
9 Application and Implementation
- 9.1 Application Information
- 9.2
Typical Application
- 9.2.1 Design Requirements
- 9.2.2
Detailed Design Procedure
- 9.2.2.1 Custom Design With WEBENCH® Tools
- 9.2.2.2 Step One: Select the Switching Frequency
- 9.2.2.3 Step Two: Select the Output Inductor
- 9.2.2.4 Step Three: Choose the Output Capacitor
- 9.2.2.5 Step Four: Select the Input Capacitor
- 9.2.2.6 Step Five: Choose the Soft-Start Capacitor
- 9.2.2.7 Step Six: Select the Bootstrap Capacitor
- 9.2.2.8 Step Eight: Select Output Voltage and Feedback Resistors
- 9.2.2.9 Step Nine: Select Loop Compensation Components
- 9.2.3 Application Curves
- 10Power Supply Recommendations
- 11Layout
- 12デバイスおよびドキュメントのサポート
- 13メカニカル、パッケージ、および注文情報
8.4.1 Simple Small Signal Model for Peak Current Mode Control
Figure 35 shows an equivalent model for the TPS54618-Q1 control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm of 245 μA/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R0 and capacitor Co model the open loop gain and frequency response of the amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the RL with a current source with the appropriate load step amplitude and step rate in a time domain analysis.
Figure 35. Small Signal Model for Loop Response Figure 35 is a simple, small-signal model that can be used to understand how to design the frequency compensation. The TPS54618-Q1 power stage can be approximated to a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 11 and consists of a DC gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 35) is the power stage transconductance. The gm for the TPS54618-Q1 is 25 A/V. The low frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 12. As the load current increases and decreases, the low frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but the dominant pole moves with load current. The combined effect is highlighted by the dashed line in the right half of Figure 37. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.
space
Figure 36. Small Signal Model for Peak Current Mode Control 
Figure 37. Frequency Response Model for Peak Current Mode Control 
space
