SLVS510E July   2006  – March 2015 TPS61070 , TPS61071 , TPS61072 , TPS61073

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Typical Application Circuit
  5. Revision History
  6. Device Comparison Table
  7. Pin Configuration and Functions
  8. Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Typical Characteristics
      1. 8.6.1 Table of Graphs
  9. Parameter Measurement Information
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1 Controller Circuit
        1. 10.3.1.1 Synchronous Rectifier
        2. 10.3.1.2 Device Enable
        3. 10.3.1.3 Undervoltage Lockout
        4. 10.3.1.4 Soft Start and Short-Circuit Protection
    4. 10.4 Device Functional Modes
      1. 10.4.1 Power-Save Mode
  11. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Typical Application
      1. 11.2.1 Design Requirements
      2. 11.2.2 Detailed Design Procedure
        1. 11.2.2.1 Programming the Output Voltage
        2. 11.2.2.2 Inductor Selection
        3. 11.2.2.3 Capacitor Selection
          1. 11.2.2.3.1 Input Capacitor
          2. 11.2.2.3.2 Output Capacitor
        4. 11.2.2.4 Small Signal Stability
      3. 11.2.3 Application Curves
    3. 11.3 System Examples
  12. 12Power Supply Recommendations
  13. 13Layout
    1. 13.1 Layout Guidelines
    2. 13.2 Layout Example
    3. 13.3 Thermal Considerations
  14. 14Device and Documentation Support
    1. 14.1 Device Support
      1. 14.1.1 Third-Party Products Disclaimer
    2. 14.2 Related Links
    3. 14.3 Trademarks
    4. 14.4 Electrostatic Discharge Caution
    5. 14.5 Glossary
  15. 15Mechanical, Packaging, and Orderable Information

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • DDC|6
サーマルパッド・メカニカル・データ

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
Input voltage on SW, VOUT, VBAT, EN, FB -0.3 7 V
Operating virtual junction temperature, TJ -40 150 °C
Storage temperature, Tstg -65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±750
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

8.3 Recommended Operating Conditions

MIN NOM MAX UNIT
Supply voltage at VBAT, VI (TPS61070, TPS61071, TPS61072) 0.9 5.5 V
Supply voltage at VBAT, VI (TPS61073) 2.3 5.5 V
Operating free air temperature range, TA -40 85 °C
Operating virtual junction temperature range, TJ -40 125 °C

8.4 Thermal Information

THERMAL METRIC(1) TPS6107x UNIT
DDC
6 PINS
RθJA Junction-to-ambient thermal resistance 139.1 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 34.8
RθJB Junction-to-board thermal resistance 42.5
ψJT Junction-to-top characterization parameter 1.4
ψJB Junction-to-board characterization parameter 40.7
RθJC(bot) Junction-to-case (bottom) thermal resistance n/a
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

8.5 Electrical Characteristics

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DC/DC STAGE
VI Minimum input voltage range for start-up
(TPS61070, TPS61071, TPS61072)
RL = 270 Ω 1.1 1.2 V
Minimum input voltage range for start-up (TPS61073) RL = 270 Ω 2.3
Input voltage range, after start-up (TPS61070, TPS61071, TPS61072) TA = 25°C 0.9 5.5
Input voltage range, after start-up (TPS61073) 2.3 5.5
VO Output voltage range (TPS61070, TPS61071, TPS61072) 1.8 5.5 V
Output voltage range (TPS61073) 2.3 5.5
V(FB) Feedback voltage 495 500 505 mV
f Oscillator frequency (TPS61070, TPS61071, TPS61073) 960 1200 1440 kHz
Oscillator frequency (TPS61072) 480 600 720
I(SW) Switch current limit VOUT= 3.3 V 500 600 700 mA
Start-up current limit 0.5 × ISW mA
Boost switch-on resistance VOUT= 3.3 V 480
Rectifying switch-on resistance VOUT= 3.3 V 600
Total accuracy (including line and load regulation) 3%
Line regulation 1%
Load regulation 1%
Quiescent current
(TPS61070, TPS61071, TPS61072)
VBAT IO = 0 mA, V(EN) = VBAT = 1.2 V,
VOUT = 3.3 V, TA = 25°C
0.5 1 µA
VOUT 19 30 µA
Quiescent current (TPS61073) VBAT IO = 0 mA, V(EN) = 1.8 V, VBAT = 2.4 V,
VOUT = 5 V, TA = 25°C
1 1.5 µA
VOUT 30 50 µA
Shutdown current (TPS61070, TPS61071, TPS61072) V(EN) = 0 V, VBAT = 1.2 V, TA = 25°C 0.05 0.5 µA
Shutdown current (TPS61073) V(EN) = 0 V, VBAT = 3.6 V, TA = 25°C 0.05 1.5 µA
CONTROL STAGE
V(UVLO) Undervoltage lockout threshold V(BAT) voltage decreasing 0.8 V
VIL EN input low voltage
(TPS61070, TPS61071, TPS61072)
0.2 × VBAT V
EN input low voltage (TPS61073) 0.4
VIH EN input high voltage
(TPS61070, TPS61071, TPS61072)
0.8 × VBAT V
EN input high voltage (TPS61073) 1.2
EN input current
(TPS61070, TPS61071, TPS61072)
Clamped on GND or VBAT 0.01 0.1 µA
EN input current (TPS61073) Clamped on GND or VBAT 0.01 0.3 µA
Overtemperature protection 140 °C
Overtemperature hysteresis 20 °C

8.6 Typical Characteristics

8.6.1 Table of Graphs

FIGURE
Maximum output current vs Input voltage Figure 1
Efficiency vs Output current Figure 2
vs Output current Figure 3
vs Output current Figure 4
vs Input voltage Figure 5
vs Input voltage Figure 6
Output voltage vs Output current Figure 7
vs Output current Figure 8
No load supply current into VOUT vs Input voltage Figure 9
TPS61070 TPS61071 TPS61072 TPS61073 maxio_v_vi_lvs510.gifFigure 1. Maximum Output Current vs Input Voltage
TPS61070 TPS61071 TPS61072 TPS61073 eff33_v_io_lvs510.gifFigure 3. Efficiency vs Output Current
TPS61070 TPS61071 TPS61072 TPS61073 eff18_v_io_lvs510.gifFigure 2. Efficiency vs Output Current
TPS61070 TPS61071 TPS61072 TPS61073 eff50_v_io_lvs510.gifFigure 4. Efficiency vs Output Current
TPS61070 TPS61071 TPS61072 TPS61073 eff_33_vi_lvs510.gifFigure 5. Efficiency vs Input Voltage
TPS61070 TPS61071 TPS61072 TPS61073 vo_33_io_lvs510.gifFigure 7. Output Voltage vs Output Current
TPS61070 TPS61071 TPS61072 TPS61073 nl_vout_vi_lvs510.gifFigure 9. No Load Supply Current Into VOUT vs Input Voltage
TPS61070 TPS61071 TPS61072 TPS61073 eff_50_vi_lvs510.gifFigure 6. Efficiency vs Input Voltage
TPS61070 TPS61071 TPS61072 TPS61073 vo_50_io_lvs510.gifFigure 8. Output Voltage vs Output Current