10.1 Layout Guidelines

Proper PCB layout is essential for achieving the expected performance and a low device temperature. The following points should be considered.

• Place the supply decoupling capacitors as close as possible to device terminals VGH and VGL1.
• Use wide traces to route power from the bias IC to the device to avoid voltage drops. The device is able to sink and source high peak currents up to 1 A. If wide traces are not possible, place additional 1-µF capacitors of at least 0805 size close to the supply decoupling capacitors.
• The output channel traces should be kept as short as possible to reduce EMI emissions, and not too thin to minimize stray inductances producing voltage overshoots at the panel, because high peak currents up to 1 A can flow.
• The thermal pad must be connected by many vias to a large copper area on a VGL1 potential, to be used as a heat sink. Use a copper area of at least 10 cm². The bigger the copper area, the cooler the device temperature. On a multilayer board, use the copper areas of as many layers as possible to maximize the heat sink.
• Output resistors for clock channels 1 to 6 can be used to reduce EMI emissions and device temperature if necessary. They generate heat and should therefore not be placed close to the device.