JAJSEF6L August 2013 – February 2019 TPS659038-Q1 , TPS659039-Q1
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
PIN | I/O | FUNCTION AVAILABILITY | DESCRIPTION | CONNECTION
IF NOT USED OR NOT AVAILABLE |
PU/PD(3) | |||
---|---|---|---|---|---|---|---|---|
NAME | NO. | |||||||
'38(1) | '39(1) | |||||||
REFERENCE | ||||||||
REFGND1 | A4 | — | √ | √ | System reference ground | Ground | — | |
VBG | B7 | O | √ | √ | Bandgap reference voltage | N/A | — | |
STEP-DOWN CONVERTERS (SMPSs) | ||||||||
SMPS1_GND | D10 | — | √ | √ | Power ground connection for SMPS1 | Ground | — | |
E9 | ||||||||
E10 | ||||||||
SMPS1_IN | D11 | I | √ | √ | Power input for SMPS1 | System supply | — | |
D12 | ||||||||
D13 | ||||||||
SMPS1_SW | E11 | O | √ | √ | Switch node of SMPS1; connect output inductor | Floating | — | |
E12 | ||||||||
E13 | ||||||||
SMPS2_GND | F9 | — | √ | √ | Power ground connection for SMPS2 | Ground | — | |
F10 | ||||||||
G10 | ||||||||
SMPS2_IN | G11 | I | √ | √ | Power input for SMPS2 | System supply | — | |
G12 | ||||||||
G13 | ||||||||
SMPS2_SW | F11 | O | √ | √ | Switch node of SMPS2; connect output inductor | Floating | — | |
F12 | ||||||||
F13 | ||||||||
SMPS1_2_FDBK | B13 | I | √ | √ | Output voltage-sense (feedback) input for SMPS1 and SMPS2 | Ground | — | |
SMPS1_2_FDBK_GND | C12 | I | √ | √ | Ground-sense (feedback) input for SMPS1 and SMPS2 | Ground | — | |
SMPS3_GND | H10 | — | √ | √ | Power ground connection for SMPS3 | Ground | — | |
J9 | ||||||||
J10 | ||||||||
SMPS3_IN | H11 | I | √ | √ | Power input for SMPS3 | System supply | — | |
H12 | ||||||||
H13 | ||||||||
SMPS3_SW | J11 | O | √ | √ | Switch node of SMPS3; connect output inductor | Floating | — | |
J12 | ||||||||
J13 | ||||||||
SMPS3_FDBK | K13 | I | √ | √ | Output voltage-sense (feedback) input for SMPS3 | Floating | — | |
SMPS4_GND | F4 | — | √ | √ | Power ground connection for SMPS4 | Ground | — | |
G4 | ||||||||
G5 | ||||||||
SMPS4_IN | F1 | I | √ | √ | Power input for SMPS4 | System supply | — | |
F2 | ||||||||
F3 | ||||||||
SMPS4_SW | G1 | O | √ | √ | Switch node of SMPS4; connect output inductor | Floating | — | |
G2 | ||||||||
G3 | ||||||||
SMPS4_5_FDBK | K2 | I | √ | √ | Output voltage-sense (feedback) input for SMPS4 and SMPS5 | Ground | — | |
SMPS4_5_FDBK_GND | K3 | I | √ | √ | Ground-sense (feedback) input for SMPS4 and SMPS5 | Ground | — | |
SMPS5_GND | H4 | — | √ | √ | Power ground connection for SMPS5 | Ground | — | |
H5 | ||||||||
J4 | ||||||||
SMPS5_IN | J1 | I | √ | √ | Power input for SMPS5 | System supply | — | |
J2 | ||||||||
J3 | ||||||||
SMPS5_SW | H1 | O | √ | √ | Switch node of SMPS5; connect output inductor | Floating | — | |
H2 | ||||||||
H3 | ||||||||
SMPS6_GND | L5 | — | √ | √ | Power ground connection for SMPS6 | Ground | — | |
L6 | ||||||||
SMPS6_IN | M6 | I | √ | √ | Power input for SMPS6 | System supply | — | |
N6 | ||||||||
SMPS6_SW | M5 | O | √ | √ | Switch node of SMPS6 connect output inductor | Floating | — | |
N5 | ||||||||
SMPS6_FDBK | K6 | I | √ | √ | Output voltage sense (feedback) input for SMPS6 | Ground | — | |
SMPS7_GND | D4 | — | √ | √ | Power ground connection for SMPS7 | Ground | — | |
D5 | ||||||||
E4 | ||||||||
SMPS7_IN | E1 | I | √ | √ | Power input for SMPS7 | System supply | — | |
E2 | ||||||||
E3 | ||||||||
SMPS7_SW | D1 | O | √ | √ | Switch node of SMPS7; connect output inductor | Floating | — | |
D2 | ||||||||
D3 | ||||||||
SMPS7_FDBK | B1 | I | √ | √ | Output voltage-sense (feedback) input for SMPS7 | Floating | — | |
SMPS8_GND | L9 | — | √ | √ | Power ground connection for SMPS8 | Ground | — | |
L10 | ||||||||
SMPS8_IN | M9 | I | √ | √ | Power input for SMPS8 | System supply | — | |
N9 | ||||||||
SMPS8_SW | M10 | O | √ | √ | Switch node of SMPS8 connect output inductor | Floating | — | |
N10 | ||||||||
SMPS8_FDBK | L11 | I | √ | √ | Output voltage-sense (feedback) input for SMPS8 | Ground | — | |
SMPS9_GND | L7 | — | √ | √ | Power ground connection for SMPS9 | Ground | — | |
L8 | ||||||||
SMPS9_IN | M8 | I | √ | √ | Power input for SMPS9 | System supply | — | |
N8 | ||||||||
SMPS9_SW | M7 | O | √ | √ | Switch node of SMPS9 connect output inductor | Floating | — | |
N7 | ||||||||
SMPS9_FDBK | J8 | I | √ | √ | Output voltage-sense (feedback) input for SMPS9 | Ground | — | |
LOW DROPOUT REGULATORS | ||||||||
LDO1_OUT | C6 | O | √ | √ | LDO1 output voltage | Floating | — | |
LDO12_IN | A6 | I | √ | √ | Power input voltage for LDO1 and LDO2 regulators | System supply | — | |
LDO2_OUT | B6 | O | √ | √ | LDO2 output voltage | Floating | — | |
LDO3_OUT | K11 | O | √ | √ | LDO3 output voltage | Floating | — | |
LDO34_IN | L12 | I | √ | √ | Power input voltage for LDO3 and LDO4 regulators | System supply | — | |
L13 | ||||||||
LDO4_OUT | K12 | O | √ | LDO4 output voltage | Floating | — | ||
LDO5_OUT | K4 | O | √ | LDO5 output voltage | Floating | — | ||
LDO58_IN | M4 | I | √ | Power input voltage for LDO5 and LDO8 regulators | System supply | — | ||
N4 | ||||||||
LDO6_IN | N3 | I | √ | Power input voltage for LDO6 regulator | System supply | — | ||
LDO6_OUT | L4 | O | √ | LDO6 output voltage | Floating | — | ||
LDO7_LDOUSB_IN | A10 | I | √ | √ | Power input voltage for LDO7 and LDOUSB (LDOUSB_IN1) regulators | System supply | — | |
LDO7_OUT | C9 | O | √ | LDO7 output voltage | Floating | — | ||
LDO8_OUT | K5 | O | √ | LDO8 output voltage | Floating | — | ||
LDO9_IN | C4 | I | √ | √ | Power input voltage for LDO9 regulator | System supply | — | |
LDO9_OUT | A5 | O | √ | √ | LDO9 output voltage | Floating | — | |
LDOUSB_IN2 | A9 | I | √ | √ | Power input voltage 2 for LDOUSB regulator | System supply | — | |
LDOUSB_OUT | B9 | O | √ | √ | LDOUSB output voltage | Floating | — | |
LOW NOISE DROPOUT REGULATORS | ||||||||
LDOLN_IN | C5 | I | √ | √ | Power input voltage for LDOLN regulator | System supply | — | |
LDOLN_OUT | B5 | O | √ | √ | LDOLN output voltage | Floating | — | |
LOW-DROPOUT REGULATORS (INTERNAL) | ||||||||
LDOVANA_OUT | C8 | O | √ | √ | LDOVANA output voltage | N/A | — | |
LDOVRTC_OUT | A8 | O | √ | √ | LDOVRTC output voltage. For silicon revisions 1.3 or earlier, rapid power off and on requires a pulldown resistor on the LDOVRTC_OUT pin. See Section 6.4.11 for more details. | N/A | — | |
SIGMA-DELTA GPADC | ||||||||
GPADC_IN0 | B2 | I | √ | √ | GPADC input 0 | Ground | — | |
GPADC_IN1 | C2 | I | √ | √ | GPADC input 1 | Ground | — | |
GPADC_IN2 | C3 | I | √ | √ | GPADC input 2 | Ground | — | |
GPADC_VREF | B4 | O | √ | √ | GPADC output reference voltage | Floating | — | |
CLOCKING | ||||||||
CLK32KGO | M11 | O | √ | √ | 32-kHz digital-gated output clock available when VIO_IN input supply is present | Floating | — | |
OSC16MCAP | C1 | O | √ | √ | Filtering capacitor for the 16-MHz crystal oscillator | Floating | — | |
OSC16MIN | A3 | I | √ | √ | 16-MHz crystal oscillator input or digital clock input | Floating or Ground in Bypass Mode | — | |
OSC16MOUT | A2 | O | √ | √ | 16-MHz crystal oscillator output or floating in case of digital clock | Floating | — | |
SYNCDCDC | B8 | I | √ | √ | Sync pin to sync DC-DCs with external clock | Ground | - | |
SYSTEM CONTROL | ||||||||
BOOT0 | L3 | I | √ | √ | Boot ball 0 for power-up sequence selection | Ground or VRTC | — | |
BOOT1 | K7 | I | √ | √ | Boot ball 1 for power-up sequence selection | Ground or VRTC | — | |
ENABLE1 | J5 | I | √ | √ | Peripheral power request input 1 | Floating | PPU | |
PPD(2) | ||||||||
GPIO_0 | B12 | I/O | √ | √ | General-purpose input(2) or output | Ground or VSYS (VCC1) | PPD | |
GPIO_1 | C13 | I/O | √ | √ | Primary function: General-purpose input(2) or output | Floating | PPU | |
PPD | ||||||||
O | √ | √ | Secondary function: VBUSDET - VBUS detection | Floating | — | |||
GPIO_2 | A12 | I/O | √ | √ | General-purpose input(2) or output | Floating | PPU | |
PPD | ||||||||
O | √ | √ | Secondary function: REGEN2 — External regulator enable output 2 | Floating | — | |||
GPIO_3 | H9 | I | √ | √ | General-purpose input(2) or output | Ground | PPD | |
GPIO_4 | K10 | I/O | √ | √ | Primary function: General-purpose input(2) or output | Floating | PPU | |
PPD(2) | ||||||||
O | √ | √ | Secondary function: SYSEN1 — External system enable | Floating | — | |||
GPIO_5 | C10 | I/O | √ | √ | Primary function: General-purpose input(2) or output | Ground | PPU | |
PPD(2) | ||||||||
O | √ | √ | Secondary function: CLK32KGO1V8 — 32-kHz digital-gated output clock available when VRTC is present | Floating | — | |||
GPIO_6 | N11 | I/O | √ | √ | Primary function: General-purpose input(2) or output | Floating | PPU | |
PPD(2) | ||||||||
O | √ | √ | Secondary function: SYSEN2 — External system enable | Floating | — | |||
GPIO_7 | G9 | I/O | √ | √ | Primary function: General-purpose input(2) or output | Ground or VRTC | PPD | |
I | √ | √ | Secondary function: POWERHOLD input | Ground or VRTC | PPD(2) | |||
I2C1_SCL_SCK | L1 | I/O | √ | √ | Control I2C serial clock (external pullup) and SPI clock signal | Floating | — | |
I2C1_SDA_SDI | L2 | I/O | √ | √ | Control I2C serial bidirectional data (external pullup) and SPI data signal | Floating | — | |
I2C2_SDA_SDO | H8 | I/O | √ | √ | DVS I2C serial bidirectional data (external pullup) and SPI data read signal or I2C serial bidirectional data (external pullup) | Floating | — | |
I2C2_SCL_SCE | M3 | I/O | √ | √ | DVS I2C serial clock (external pullup) and SPI enable signal or I2C serial clock (external pullup) | Floating | — | |
INT | K1 | O | √ | √ | Maskable interrupt output request to the host processor | N/A | — | |
NRESWARM | E6 | I | √ | √ | Warm reset input | Floating | PPU(2) | |
NSLEEP | E5 | I | √ | √ | NSLEEP request signal | Floating | PPU(2) | |
PPD | ||||||||
RPWRON | C11 | I | √ | √ | External remote switch-on event | Floating | PU | |
PWRDOWN | K8 | I | √ | √ | Power-down signal | Floating | PPD | |
PWRON | G8 | I | √ | √ | External power-on event (on-button switch-on event) | Floating | PU | |
REGEN1 | F8 | O | √ | √ | External regulator enable output 1 | Floating | — | |
RESET_IN | K9 | I | √ | √ | Reset input | Floating | PPD | |
RESET_OUT | G6 | O | √ | √ | System reset/power on output (Low—Reset, High—Active or Sleep) | Floating | — | |
POWER DETECTION | ||||||||
POWERGOOD | J7 | O | √ | √ | Indication signal for valid regulator output voltages | Floating | — | |
VBUS | D8 | I | √ | √ | VBUS Detection Voltage | Ground | — | |
VCC_SENSE | B3 | I | √ | √ | System supply sense line | System supply | — | |
VCC_SENSE2 | A11 | I | √ | √ | System supply sense line | System supply | — | |
PROGRAMMING, TESTING | ||||||||
VPROG | N12 | I | √ | √ | Primary function: OTP programming voltage | Ground or Floating | — | |
O | √ | √ | Secondary function: TESTV | Floating | — | |||
POWER SUPPLIES | ||||||||
GND_ANA | A7 | — | √ | √ | Analog power ground | Ground | — | |
E7 | ||||||||
F5 | ||||||||
M13 | ||||||||
GND_DIG | M12 | — | √ | √ | Digital power ground | Ground | — | |
PBKG | A1 | — | √ | √ | Substrate ground | Ground | — | |
A13 | ||||||||
B10 | ||||||||
B11 | ||||||||
D6 | ||||||||
D7 | ||||||||
E8 | ||||||||
F6 | ||||||||
F7 | ||||||||
G7 | ||||||||
H6 | ||||||||
H7 | ||||||||
J6 | ||||||||
M1 | ||||||||
M2 | ||||||||
N1 | ||||||||
N13 | ||||||||
VCC1 | C7 | I | √ | √ | Analog input voltage supply | System supply | — | |
VIO_GND | N2 | — | √ | √ | Digital ground connection | Ground | — | |
VIO_IN | D9 | I | √ | √ | Digital supply input for GPIOs and I/O supply voltage | System supply | — |