An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage drop on the input of the device during load transients, the capacitance on IN and BIAS must be connected as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can, therefore, improve stability. To achieve optimal transient performance and accuracy, the top side of R₁ in Figure 8-2 must be connected as close as possible to the load. If BIAS is connected to IN, connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage drop on BIAS during transient conditions and can improve the turn-on response.

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the thermal pad is critical to avoiding thermal shutdown and ensuring reliable operation. Power dissipation of the device can be calculated using Equation 9 and depends on input voltage and load conditions.

Equation 9.

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VSON (DRC) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or left floating; however, the thermal pad must be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance can be calculated using Equation 10 and depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device.

Equation 10.

The minimum amount of PCB copper area needed for appropriate heat sinking (which can be estimated using Figure 8-4) is determined by knowing the maximum R_θJA.

The R_θJA value at board size of 9 in² (that is, 3 in × 3 in) is a JEDEC standard.

Figure 8-4 R_θJA vs Board Size

Figure 8-4 shows the variation of R_θJA as a function of ground plane copper area in the board. This figure is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and is not intended to be used to estimate actual thermal performance in real application environments.