SLVSCE3A June 2014 – June 2014 TPS82740A , TPS82740B
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Both the VOUT pin and the LOAD pin feature a discharge circuit to connect each rail to GND, once they are disabled. This feature prevents residual charge voltages on capacitors connected to these pins, which may impact proper power up of the main- and sub-system. With the CTRL pin pulled low, the discharge circuit at the LOAD pin activates. With the EN pin pulled low, the discharge circuit at the pin VOUT activates.