JAJSCE2E August   2016  – January 2023 TUSB1046-DCI

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Supply Characteristics
    6. 6.6  DC Electrical Characteristics
    7. 6.7  AC Electrical Characteristics
    8. 6.8  Timing Requirements
    9. 6.9  Switching Characteristics
    10. 6.10 Typical Characteristics
      1.      Parameter Measurement Information
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 USB 3.1
      2. 7.3.2 DisplayPort
      3. 7.3.3 4-Level Inputs
      4. 7.3.4 Receiver Linear Equalization
    4. 7.4 Device Functional Modes
      1. 7.4.1 Device Configuration in GPIO Mode
      2. 7.4.2 Device Configuration In I2C Mode
      3. 7.4.3 DisplayPort Mode
      4. 7.4.4 Linear EQ Configuration
      5. 7.4.5 USB3.1 Modes
      6. 7.4.6 Operation Timing – Power Up
    5. 7.5 Programming
    6. 7.6 Register Maps
      1. 7.6.1 General Register (address = 0x0A) [reset = 00000001]
      2. 7.6.2 DisplayPort Control/Status Registers (address = 0x10) [reset = 00000000]
      3. 7.6.3 DisplayPort Control/Status Registers (address = 0x11) [reset = 00000000]
      4. 7.6.4 DisplayPort Control/Status Registers (address = 0x12) [reset = 00000000]
      5. 7.6.5 DisplayPort Control/Status Registers (address = 0x13) [reset = 00000000]
      6. 7.6.6 USB3.1 Control/Status Registers (address = 0x20) [reset = 00000000]
      7. 7.6.7 USB3.1 Control/Status Registers (address = 0x21) [reset = 00000000]
      8. 7.6.8 USB3.1 Control/Status Registers (address = 0x22) [reset = 00000100]
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 System Examples
      1. 8.3.1 USB 3.1 Only
      2. 8.3.2 USB 3.1 and 2 Lanes of DisplayPort
      3. 8.3.3 DisplayPort Only
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 ドキュメントの更新通知を受け取る方法
    2. 11.2 サポート・リソース
    3. 11.3 Trademarks
    4. 11.4 静電気放電に関する注意事項
    5. 11.5 用語集
      1.      Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.4.1 Device Configuration in GPIO Mode

The TUSB1046-DCI is in GPIO configuration when I2C_EN = “0”. The TUSB1046-DCI supports the following configurations: USB 3.1 only, 2 DisplayPort lanes + USB 3.1, or 4 DisplayPort lanes (no USB 3.1). The CTL1 pin controls whether DisplayPort is enabled. The combination of CTL1 and CTL0 selects between USB 3.1 only, 2 lanes of DisplayPort, or 4-lanes of DisplayPort as detailed in Table 7-2. The AUXp or AUXn to SBU1 or SBU2 mapping is controlled based on Table 7-3.

After power-up (VCC from 0 V to 3.3 V), the TUSB1046-DCI defaults to USB3.1 mode. The USB PD controller upon detecting no device attached to Type-C port or USB3.1 operation not required by attached device must take TUSB1046-DCI out of USB3.1 mode by transitioning the CTL0 pin from L to H and back to L.

Table 7-2 GPIO Configuration Control
CTL1 PIN CTL0 PIN FLIP PIN TUSB1046-DCI CONFIGURATION VESA DisplayPort ALT MODE
DFP_D CONFIGURATION
L L L Power Down —
L L H Power Down —
L H L One Port USB 3.1 - No Flip —
L H H One Port USB 3.1 – With Flip —
H L L 4 Lane DP - No Flip C and E
H L H 4 Lane DP – With Flip C and E
H H L One Port USB 3.1 + 2 Lane DP- No Flip D and F
H H H One Port USB 3.1 + 2 Lane DP– With Flip D and F
Table 7-3 GPIO AUXp or AUXn to SBU1 or SBU2 Mapping
CTL1 PIN FLIP PIN MAPPING
H L AUXp → SBU1
AUXn → SBU2
H H AUXp → SBU2
AUXn → SBU1
L > 2 ms X Open

Table 4 Details the TUSB1046-DCI’s mux routing. This table is valid for both I2C and GPIO.

Table 7-4 INPUT to OUTPUT Mapping
CTL1 PIN CTL0 PIN FLIP PIN FROM TO
INPUT PIN OUTPUT PIN
L L L NA NA
L L H NA NA
L H L RX1P SSRXP
RX1N SSRXN
SSTXP TX1P
SSTXN TX1N
L H H RX2P SSRXP
RX2N SSRXN
SSTXP TX2P
SSTXN TX2P
H L L DP0P RX2P
DP0N RX2N
DP1P TX2P
DP1N TX2N
DP2P TX1P
DP2N TX1N
DP3P RX1P
DP3N RX1N
H L H DP0P RX1P
DP0N RX1N
DP1P TX1P
DP1N TX1N
DP2P TX2P
DP2N TX2N
DP3P RX2P
DP3N RX2N
H H L RX1P SSRXP
RX1N SSRXN
SSTXP TX1P
SSTXN TX1N
DP0P RX2P
DP0N RX2N
DP1P TX2P
DP1N TX2N
H H H RX2P SSRXP
RX2N SSRXN
SSTXP TX2P
SSTXN TX2N
DP0P RX1P
DP0N RX1N
DP1P TX1P
DP1N TX1N