JAJSHT2C august 2019 – december 2020 UCC28740-Q1
PRODUCTION DATA
The transient response shown in Figure 10-3 was taken with a 115 VAC, 60 Hz input voltage and a load transition from 0 A to full load. Channel 1 is the load current on a scale of 1 A per division, channel 4 is the otutput voltage on a scale of 1 V per division. The cursor shows the minimum acceptable voltage limit, 4.30 V, under transient conditions. Also note that the output waveform was taken with the probe on TP5 with the ground referenced to TP4 but not using the tip and barrel technique accounting for the high frequency noise seen on the waveform.
The typical switching waveform can be seen in Figure 10-4. Channel 1 shows the VS pin at 2 V per division and channel 2 shows the MOSFET drain to source voltage at 100 V per division. The scan was taken at 1.8-A load, 115-VAC, 60-Hz input voltage. At this operating point, the switching frequency is dithering between 58.8 kHz and 52.6 kHz due to valley skipping.
The UCC28740-Q1 controller employs a unique control mechanism to help with EMI compliance. As shown in Figure 10-5, the DRV pin, shown as channel 3, drives the gate of the MOSFET with a sequence of pulses in which there will be two longer pulses, two medium pulses, and two shorter pulses at any operating point starting with the amplitude modulation mode. The EMI dithering is not enabled at light load. Figure x shows the result of these varying pulse widths on the CS signal, shown on channel 4. The longer pulses result in a peak current threshold of 808 mV, the medium length pulses are shown measured at 780 mV, and the shorter pulses measure a threshold voltage of 752 mV. This dithering adds to the frequency jitter caused by valley skipping and results in a spread spectrum for better EMI compliance.
115 VAC, 60 Hz | 0 A to 2 A | |
CH 1 = Load Current, 1 A/DIV | ||
CH 4 = VOUT, cursor shows minimum limit |
VIN = 115 VAC | IOUT = 2 A |
CH 1 = VS | CH 2 = VDS | |
IOUT = 1.8 A | VIN = 115 VAC, 60 Hz | |