SLUSFZ0 November   2024 UCC33411-Q1

ADVANCE INFORMATION  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Device Comparison
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Insulation Specifications
    6. 6.6 Safety-Related Certifications
    7. 6.7 Electrical Characteristics
  8. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Enable and Disable
      2. 7.3.2 Output Voltage Soft-Start
      3. 7.3.3 Output Voltage Steady-State Regulation
      4. 7.3.4 Protection Features
        1. 7.3.4.1 Input Under-Voltage and Over-Voltage Lockout
        2. 7.3.4.2 Output Under-Voltage Protection
        3. 7.3.4.3 Output Over-Voltage Protection
        4. 7.3.4.4 Over-Temperature Protection
        5. 7.3.4.5 Fault Reporting and Auto-Restart
      5. 7.3.5 VCC Load Recommended Operating Area
      6. 7.3.6 Electromagnetic Compatibility (EMC) Considerations
    4. 7.4 Device Functional Modes
  9. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
  10. Power Supply Recommendations
  11. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  13. 12Revision History
  14. 13Mechanical and Packaging Information
    1. 13.1 Mechanical Data

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • DHA|16
サーマルパッド・メカニカル・データ
発注情報

Insulation Specifications

Parameter TEST CONDITIONS VALUE UNIT
General
CLR External clearance (1) Shortest terminal-to-terminal distance through air > 8.2 mm
CPG External creepage (1) Shortest terminal-to-terminal distance across the package surface > 8.2 mm
DTI Distance through the insulation Minimum internal gap (internal clearance) > 70 µm
CTI Comparative tracking index DIN EN 60112 (VDE 0303-11); IEC 60112 > 600 V
Material group According to IEC 60664-1 I
Overvoltage category Rated mains voltage ≤ 300VRMS I-IV
Overvoltage category Rated mains voltage ≤ 600VRMS I-IV
Overvoltage category Rated mains voltage ≤ 1000VRMS I-III
DIN EN IEC60747-17 (VDE 0884-17) (2)
VIORM Maximum repetitive peak isolation voltage AC voltage (bipolar) 1700 VPK
VIOWM Maximum working isolation voltage AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test 1202 VRMS
VIOWM Maximum working isolation voltage DC voltage 1700 VDC
VIOTM Maximum transient isolation voltage VTEST = VIOTM, t = 60s (qualification) 7071 VPK
VIOTM Maximum transient isolation voltage VTEST = 1.2 × VIOTM , t = 1s (100%) production 8485 VPK
VIMP Impulse Voltage (3) Tested in air, 1.2/50µs waveform per IEC 62368-1 8000 VPK
VIOSM Maximum surge isolation voltage (4) Tested in oil (qualification test),
1.2/50µs waveform per IEC 62368-1.
10400 VPK
qpd Apparent charge (5) Method a: After I/O safety test subgroup 2/3, Vini = VIOTM, tini = 60s; Vpd(m) = 1.2 × VIORM, tm = 10s ≤ 5 pC
qpd Apparent charge (5) Method a: After environmental tests subgroup 1, Vini = VIOTM, tini = 60s; Vpd(m) = 1.6 × VIORM, tm = 10s ≤ 5 pC
qpd Apparent charge (5) Method b1: At routine test (100% production) and preconditioning (type test), Vini =  VIOTM, tini = 1s; Vpd(m) = 1.875 × VIORM, tm = 1s ≤ 5 pC
CIO Barrier capacitance, input to output (6) VIO = 0.4 sin (2πft), f = 1MHz < 3 pF
RIO Isolation resistance, input to output (6) VIO = 500V, TA = 25°C > 1012 Ω
RIO Isolation resistance, input to output (6) VIO = 500V, 100°C ≤ TA ≤ 125°C > 1011 Ω
RIO Isolation resistance, input to output (6) VIO = 500V at TS = 150°C > 109 Ω
Pollution degree 2
Climatic category 40/125/21
UL 1577
VISO Withstand isolation voltage Withstand isolation voltage
VTEST = VISO, t = 60s (qualification)
VTEST = 1.2 × VISO, t=1s (100% production)
5000 VRMS
Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
Testing is carried out in air to determine the surge immunity of the package.
Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier
Apparent charge is electrical discharge caused by a partial discharge (pd).
All pins on each side of the barrier tied together creating a two-terminal device