JAJSS77I September   2002  – November 2023 UCC27321 , UCC27322 , UCC37321 , UCC37322

PRODUCTION DATA  

  1.   1
  2. 特長
  3. アプリケーション
  4. 概要
  5. 概要 (続き)
  6. Related Products
  7. Pin Configuration and Functions
  8. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Switching Characteristics
    7. 7.7 Power Dissipation Ratings
    8. 7.8 Typical Characteristics
  9. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Stage
      2. 8.3.2 Output Stage
      3. 8.3.3 Source and Sink Capabilities during Miller Plateau
      4. 8.3.4 Enable
    4. 8.4 Device Functional Modes
  10. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Input-to-Output Configuration
        2. 9.2.2.2 Input Threshold Type
        3. 9.2.2.3 VDD Bias Supply Voltage
        4. 9.2.2.4 Peak Source and Sink Currents
        5. 9.2.2.5 Enable and Disable Function
        6. 9.2.2.6 Propagation Delay
        7. 9.2.2.7 Power Dissipation
      3. 9.2.3 Application Curves
  11. 10Power Supply Recommendations
    1.     40
  12. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
    3. 11.3 Thermal Considerations
  13. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 サード・パーティ製品に関する免責事項
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 ドキュメントの更新通知を受け取る方法
    4. 12.4 サポート・リソース
    5. 12.5 Trademarks
    6. 12.6 静電気放電に関する注意事項
    7. 12.7 用語集
  14. 13Revision History
  15. 14Mechanical, Packaging, and Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ(パッケージ|ピン)
  • D|8
  • P|8
  • DGN|8
サーマルパッド・メカニカル・データ
発注情報

Typical Characteristics

GUID-25E7080C-EB3E-48B4-846A-7EDEC1450616-low.gif
Figure 7-3 Input Current Idle vs Supply Voltage (UCCx7321)
GUID-A9749F02-BBC3-473E-89D7-E3F7ACC2EE93-low.gif
Figure 7-5 Input Current Idle vs Temperature (UCCx7321)
GUID-7E97D867-D047-4E33-B462-7F34DC33B424-low.gif
Figure 7-7 Rise Time vs Supply Voltage
GUID-B868A142-F759-40BE-8DF3-6FF39E85D317-low.gif
Figure 7-9 Rise Time vs Load Capacitance
GUID-99E4BD50-8AFB-4368-9B67-6051EDDAEEF1-low.gif
Figure 7-11 tD1 Delay Time vs Supply Voltage
GUID-33261DFD-1CF2-4335-99FC-098E1CF3D216-low.gif
Figure 7-13 tD1 Delay Time vs Load Capacitance
GUID-156B3E63-E3F8-483D-86D0-C794B2E5F971-low.gif
Figure 7-15 Propagation Times vs Peak Input Voltage
GUID-47927CE4-3907-4108-A3DF-E6AE04F1D8E9-low.gif
Figure 7-17 Enable Threshold and Hysteresis vs Temperature
GUID-2044BC44-9AB5-43E6-B519-74783283AE86-low.gif
Figure 7-19 Output Behavior vs VDD (UCC37321)
GUID-DD313B72-B2DF-4C22-8520-62A40138BA27-low.gif
Figure 7-21 Output Behavior vs VDD (Inverting)
GUID-76AE0F40-14C2-4472-9215-B7423952A587-low.gif
Figure 7-23 Output Behavior vs VDD (Noninverting)
GUID-C98B0A9D-8A8E-44E1-8B25-42DFF8007FB2-low.gif
Figure 7-4 Input Current Idle vs Supply Voltage (UCCx7322)
GUID-0D90C642-4EAC-4FB4-BF04-A554A5A7735F-low.gif
Figure 7-6 Input Current Idle vs Temperature (UCCx7322)
GUID-1A1CAB30-EA07-41AE-8800-9FE46C5630E7-low.gif
Figure 7-8 Fall Time vs Supply Voltage
GUID-4A98B06F-2F67-4D77-9313-036F0683BD14-low.gif
Figure 7-10 Fall Time vs Output Capacitance
GUID-4B9891D3-4596-481E-BFE0-BD213D8B6D6F-low.gif
Figure 7-12 tD2 Delay Time vs Supply Voltage
GUID-96DD2180-A321-4828-AE11-4BAF8A082FFD-low.gif
Figure 7-14 tD2 Delay Time vs Load Capacitance
GUID-20230920-SS0I-K5XK-P56H-QDFDGNJSZ7PT-low.svg
Figure 7-16 Input Threshold vs Supply Voltage
GUID-D80406D4-F9D1-4083-BEEB-7A72711F1467-low.gif
Figure 7-18 Enable Resistance vs Temperature
GUID-DF7D7926-098C-41B2-B750-6DFF9C8A5EA5-low.gif
Figure 7-20 Output Behavior vs VDD (UCC37321)
GUID-438A4C01-E2BC-45F3-9075-8606740EF77D-low.gif
Figure 7-22 Output Behavior vs VDD (Inverting)
GUID-F1E32593-49EA-4351-AE2F-EFB0EECD1537-low.gif
Figure 7-24 Output Behavior vs VDD (Noninverting)