JAJSKM1C october   2019  – september 2021 UCC5870-Q1

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Ratings
    6. 6.6  Insulation Specifications
    7. 6.7  Electrical Characteristics
    8. 6.8  SPI Timing Requirements
    9. 6.9  Switching Characteristics
    10. 6.10 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Power Supplies
        1. 7.3.1.1 VCC1
        2. 7.3.1.2 VCC2
        3. 7.3.1.3 VEE2
        4. 7.3.1.4 VREG1
        5. 7.3.1.5 VREG2
        6. 7.3.1.6 VREF
        7. 7.3.1.7 Other Internal Rails
      2. 7.3.2 Driver Stage
      3. 7.3.3 Integrated ADC for Front-End Analog (FEA) Signal Processing
        1. 7.3.3.1 AI* Setup
        2. 7.3.3.2 ADC Setup and Sampling Modes
          1. 7.3.3.2.1 Center Sampling Mode
          2. 7.3.3.2.2 Edge Sampling Mode
          3. 7.3.3.2.3 Hybrid Mode
        3. 7.3.3.3 DOUT Functionality
      4. 7.3.4 Fault and Warning Classification
      5. 7.3.5 Diagnostic Features
        1. 7.3.5.1  Undervoltage Lockout (UVLO) and Overvoltage Lockout (OVLO)
          1. 7.3.5.1.1 Built-In Self Test (BIST)
            1. 7.3.5.1.1.1 Analog Built-In Self Test (ABIST)
            2. 7.3.5.1.1.2 Function BIST
            3. 7.3.5.1.1.3 Clock Monitor
              1. 7.3.5.1.1.3.1 Clock Monitor Built-In Self Test
        2. 7.3.5.2  CLAMP, OUTH, and OUTL Clamping Circuits
        3. 7.3.5.3  Active Miller Clamp
        4. 7.3.5.4  DESAT based Short Circuit Protection (DESAT)
        5. 7.3.5.5  Shunt Resistor based Overcurrent Protection (OCP) and Short Circuit Protection (SCP)
        6. 7.3.5.6  Temperature Monitoring and Protection for the Power Transistors
        7. 7.3.5.7  Active High Voltage Clamping (VCECLP)
        8. 7.3.5.8  Two-Level Turn-Off
        9. 7.3.5.9  Soft Turn-Off (STO)
        10. 7.3.5.10 Thermal Shutdown (TSD) and Temperature Warning (TWN) of Driver IC
        11. 7.3.5.11 Active Short Circuit Support (ASC)
        12. 7.3.5.12 Shoot-Through Protection (STP)
        13. 7.3.5.13 Gate Voltage Monitoring and Status Feedback
        14. 7.3.5.14 VGTH Monitor
        15. 7.3.5.15 Cyclic Redundancy Check (CRC)
          1. 7.3.5.15.1 Calculating CRC
        16. 7.3.5.16 Configuration Data CRC
        17. 7.3.5.17 SPI Transfer Write/Read CRC
          1. 7.3.5.17.1 SDI CRC Check
          2. 7.3.5.17.2 SDO CRC Check
        18. 7.3.5.18 TRIM CRC Check
    4. 7.4 Device Functional Modes
      1. 7.4.1 State 1: RESET
      2. 7.4.2 State 2: Configuration 1
      3. 7.4.3 State 3: Configuration 2
      4. 7.4.4 State 4: Active
    5. 7.5 Programming
      1. 7.5.1 SPI Communication
        1. 7.5.1.1 System Configuration of SPI Communication
          1. 7.5.1.1.1 Independent Slave Configuration
          2. 7.5.1.1.2 Daisy Chain Configuration
          3. 7.5.1.1.3 Address-based Configuration
        2. 7.5.1.2 SPI Data Frame
          1. 7.5.1.2.1 Writing a Register
          2. 7.5.1.2.2 Reading a Register
    6. 7.6 Register Maps
      1. 7.6.1 UCC5870 Registers
  9. 8 Applications and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Power Dissipation Considerations
      2. 8.1.2 Device Addressing
    2. 8.2 Typical Application Using Internal ADC Reference and Power FET Sense Current Monitoring
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 VCC1, VCC2, and VEE2 Bypass Capacitors
        2. 8.2.2.2 VREF, VREG1, and VREG2 Bypass Capacitors
        3. 8.2.2.3 Bootstrap Capacitor (VBST)
        4. 8.2.2.4 VCECLP Input
        5. 8.2.2.5 External CLAMP Output
        6. 8.2.2.6 AI* Inputs
        7. 8.2.2.7 OUTH/ OUTL Outputs
        8. 8.2.2.8 nFLT* Outputs
      3. 8.2.3 Application Curves
    3. 8.3 Typical Application Using DESAT Power FET Monitoring
      1. 8.3.1 Detailed Design Procedure
        1. 8.3.1.1 DESAT Input
      2. 8.3.2 Application Curves
  10. 9 Power Supply Recommendations
    1. 9.1 VCC1 Power Supply
    2. 9.2 VCC2 Power Supply
    3. 9.3 VEE2 Power Supply
    4. 9.4 VREF Supply (Optional)
  11. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Component Placement
      2. 10.1.2 Grounding Considerations
      3. 10.1.3 High-Voltage Considerations
      4. 10.1.4 Thermal Considerations
    2. 10.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 サポート・リソース
    4. 11.4 Trademarks
    5. 11.5 静電気放電に関する注意事項
    6. 11.6 用語集
  13. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

6.10 Typical Characteristics

GUID-20201020-CA0I-NJMX-W249-NSRJK5M4X0TX-low.svg
Figure 6-1 IOUTH vs. Temperature
GUID-20201020-CA0I-JR6G-TD7R-RL1BP2QCPHMG-low.svg
Figure 6-3 Internal Miller Clamp Current vs. Temperature
GUID-20201020-CA0I-QFNK-ZS5D-G8Z6QDGTKPXX-low.svg
Figure 6-5 VCC2 Quiescent Current vs. Temperature
GUID-20201020-CA0I-DK01-LLNF-CPRDX8VZDQCB-low.svg
Figure 6-7 Rise/Fall Time vs. Temperature
GUID-20201020-CA0I-GM6C-4M4L-5V1ZZ0JM6BRP-low.svg
Figure 6-9 UVLO2 Error vs. Temperature
GUID-20201020-CA0I-NQM0-RG5Q-J84QRPQHL5PR-low.svg
Figure 6-11 VCC1 OVLO Error vs. Temperature
GUID-20201020-CA0I-PGXS-5MDH-5GRXZQ7S5GN6-low.svg
Figure 6-13 VEE2 OVLO Error vs. Temperature
GUID-20201020-CA0I-STFH-NCH6-GX0JJWFL1FWX-low.svg
Figure 6-15 OC Threshold Error vs. Temperature
GUID-20201020-CA0I-Q4WF-S5XT-HJJJ2CHJLVPR-low.svg
Figure 6-17 Overcurrent Protection Response Time vs. Temperature
GUID-20201020-CA0I-QH4M-5X6C-8ZX0QX4CVCBC-low.svg
Figure 6-19 nFLT1 Response Time vs Temperature
GUID-20201020-CA0I-MW4Z-L8VJ-DTZ4B75MLLBW-low.svg
Figure 6-2 IOUTL vs. Temperature
GUID-20201020-CA0I-MDDB-KLJK-GQ5RPC3SKF4P-low.svg
Figure 6-4 VCC1 Quiescent Current vs. Temperature
GUID-20201020-CA0I-PZ8L-RCCR-48BSWZVNF2LR-low.svg
Figure 6-6 Propagation Delay vs. Temperature
GUID-20201020-CA0I-8M6K-KHGT-NV5Z1VKDCTFJ-low.svg
Figure 6-8 UVLO Threshold Error vs. Temperature
GUID-20201020-CA0I-SWFH-D8BX-HXBSDZQSNS6C-low.svg
Figure 6-10 VEE2 UVLO Error vs. Temperature
GUID-20201020-CA0I-5664-8S44-HZ5JWBS7ZW8D-low.svg
Figure 6-12 VCC2 OVLO Error vs. Temperature
GUID-20201020-CA0I-T6SG-DR45-W6BG09TXZ9SW-low.svg
Figure 6-14 DESAT Threshold Error vs. Temperature
GUID-20201020-CA0I-TRFC-LLWG-BDRS7FRT9ZW7-low.svg
Figure 6-16 SC Threshold Error vs. Temperature
GUID-20201020-CA0I-3NDZ-H8N9-TZ1QNXSZJHVX-low.svg
Figure 6-18 VCECLP Intervention Time vs. Temperature