JAJSOU4C November   2011  – June 2022 TPA2015D1

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 説明
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Operating Characteristics
    7. 7.7 Typical Characteristics
  8. Parameter Measurement Information
  9. Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 SpeakerGuard™ Theory of Operation
        1. 9.3.1.1 SpeakerGuard™ With Varying Input Levels
        2. 9.3.1.2 Battery Tracking SpeakerGuard™
      2. 9.3.2 Fully Differential Class-D Amplifier
        1. 9.3.2.1 Advantages of Fully Differential Amplifiers
        2. 9.3.2.2 Improved Class-D Efficiency
      3. 9.3.3 Adaptive Boost Converter
        1. 9.3.3.1 Boost Converter Overvoltage Protection
      4. 9.3.4 Operation With DACs and CODECs
      5. 9.3.5 Filter Free Operation and Ferrite Bead Filters
      6. 9.3.6 Speaker Load Limitation
      7. 9.3.7 Fixed Gain Setting
    4. 9.4 Device Functional Modes
      1. 9.4.1 Shutdown Mode
      2. 9.4.2 Battery Tracking SpeakerGuard™ Operation
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Applications
      1. 10.2.1 TPA2015D1 With Differential Input Signals
        1. 10.2.1.1 Design Requirements
        2. 10.2.1.2 Detailed Design Procedure
          1. 10.2.1.2.1 Boost Converter Inductor Selection
            1. 10.2.1.2.1.1 Inductor Equations
          2. 10.2.1.2.2 Boost Converter Capacitor Selection
          3. 10.2.1.2.3 Components Location and Selection
            1. 10.2.1.2.3.1 Decoupling Capacitors
            2. 10.2.1.2.3.2 Input Capacitors
        3. 10.2.1.3 Application Curves
      2. 10.2.2 TPA2015D1 with Single-Ended Input Signals
        1. 10.2.2.1 Design Requirements
        2. 10.2.2.2 Detailed Design Procedure
        3. 10.2.2.3 Application Curves
  11. 11Power Supply Recommendations
    1. 11.1 Power Supply Decoupling Capacitors
  12. 12Layout
    1. 12.1 Layout Guidelines
      1. 12.1.1 Component Placement
      2. 12.1.2 Trace Width
      3. 12.1.3 Pad Size
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Device Nomenclature
        1. 13.1.1.1 TPA2015D1 Glossary
        2. 13.1.1.2 Boost Terms
    2. 13.2 Community Resources
    3. 13.3 Trademarks
  14. 14Mechanical, Packaging, and Orderable Information
    1. 14.1 Package Option Addendum
      1. 14.1.1 Packaging Information
      2. 14.1.2 Tape and Reel Information

Pad Size

In making the pad size for the DSBGA balls, TI recommends that the layout use nonsolder mask defined (NSMD) land.

With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 12-1 and Table 12-1 show the appropriate diameters for a DSBGA layout.

GUID-9B2E5F8A-72C6-4898-A756-F5E5D1FC1469-low.gifFigure 12-1 Land Pattern Dimensions
Table 12-1 Land Pattern Dimensions(1)(3)(2)(4)
SOLDER PAD
DEFINITIONS
COPPER
PAD
SOLDER MASK (5)
OPENING
COPPER
THICKNESS
STENCIL (6)(7)
OPENING
STENCIL
THICKNESS
Nonsolder mask defined (NSMD)275 μm
(+0.0, -25 μm)
375 μm (+0.0, -25 μm)1 oz max (32 μm)275 μm x 275 μm Sq.
(rounded corners)
125 μm thick
Circuit traces from NSMD defined PWB lands should be 75 μm to 100 μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and impact reliability.
Recommend solder paste is Type 3 or Type 4.
Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
For a PWB using a Ni/Au surface finish, the gold thickness should be less 0.5 mm to avoid a reduction in thermal fatigue performance.
Solder mask thickness should be less than 20 μm on top of the copper circuit pattern
Best solder stencil performance is achieved using laser cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.
Trace routing away from DSBGA device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.