SLVK175 August 2024 TPS7H5002-SP
PARAMETER | TEST CONDITION | TPS7H5002-SP QMLP DATA SHEET | |||
---|---|---|---|---|---|
MIN | TYP | MAX | UNIT | ||
VIN Operating voltage | 4 | 14 | V | ||
FSYNC SYNC in frequency range | 200 | 4000 | kHz | ||
DSYNC SYNC in duty cycle | Duty cycle of external clock | 40 | 60 | % |
PARAMETER | TEST CONDITION | TPS7H5002-SP QMLP DATA SHEET |
|||
---|---|---|---|---|---|
MIN | TYP | MAX | UNIT | ||
EADC DC gain | VSENSE = 0.6V | 10000 | V/V | ||
EAro Error amplifier output resistance | 7 | MΩ | |||
EAIB Error amplifier bias current | 35 | nA | |||
EABW Bandwidth | 10 | MHz | |||
SYNCIL SYNC in low-level | VIN < 5V | 0.8 | V | ||
VIN ≥ 5V | 0.8 | ||||
SYNCIH SYNC in high-level | VIN < 5V | 3.5 | V | ||
VIN ≥ 5V | 3.5 | ||||
(VLDO - SYNCOH) SYNC out high level | IOH = 10mA | 0.5 | V |
PARAMETER | TEST CONDITION | TPS7H5002-SP QMLP DATA SHEET |
|||
---|---|---|---|---|---|
MIN | TYP | MAX | UNIT | ||
IHICC_DEL Hiccup delay current | CS_LIM = 1.3V, COMP = 3V, VSENSE = REFCAP/2 V, CHICC = 3nF, LEB = 49.9kΩ, fsw = 100kHz | 80 | μA | ||
IHICC_RST Hiccup restart current | 1 | μA | |||
VHICC_PU Hiccup pull-up threshold | 1.0 | V | |||
VHICC_SD Hiccup shut-down threshold | 0.6 | V | |||
VHICC_RS T Hiccup restart threshold | 0.3 | V | |||
Slope compensation | fSW = 100kHz, RSC = 1.18MΩ | 0.033 | V/μs | ||
fSW = 200kHz, RSC = 562kΩ | 0.066 | ||||
fSW = 1000kHz, RSC = 100kΩ |
0.333 |
||||
fSW = 2000kHz, RSC = 49.9kΩ |
0.666 |
||||
PRIMARY AND SYNCHRONOUS RECTIFIER OUTPUTS | |||||
Low-level threshold | ISINK = 10mA | 0.5 | V | ||
High-level threshold | ISOURCE = 10mA | 4.5 | V | ||
RSRC_P Output source resistance | IOUT = 20mA | 15 | Ω | ||
RSINK_P Output sink resistance | IOUT = 20mA | 15 | Ω |
PARAMETER | TEST CONDITION | TPS7H5002-SP QMLP DATA SHEET |
|||
---|---|---|---|---|---|
MIN | TYP | MAX | UNIT | ||
VREF Internal voltage reference |
Measured at COMP, -55°C |
0.607 |
0.609 |
0.612 |
V |
Measured at COMP, +125°C | 0.611 | 0.614 | 0.617 |