DLPU040C October 2016 – July 2024 DLP650LNIR , DLPC410
J9 is the Mictor connector for the USB controller and APPSFPGA. Signals from the USB or APPSFPGA are routed to the connector as selected by jumper J6. Refer to the D4100 controller board schematic (DLPC410 Board Design Files) for more information. Signals can be routed to the connector by HDL code and monitored with a logic analyzer to support development.
J9 Pin Number | Pin Name | APPSFPGA Pin Number | J9 Pin Number | Pin Name | APPSFPGA Pin Number |
---|---|---|---|---|---|
1 | NC | NC | 2 | NC | NC |
3 | GND | NC | 4 | D4100_I2C_CLK | P29 |
5 | USB_IF_CLK/TEST_CLK_0 | N29 | 6 | D4100_I2C_DATA | U28 |
7 | USB_FDO/TST_HDR_BY0_0 | H29 | 8 | GPIFADR0/TST_HDR_BY2_0 | K31 |
9 | USB_FD1/TST_HDR_BY0_1 | H30 | 10 | GPIFADR1/TST_HDR_BY2_1 | L31 |
11 | USB_FD2/TST_HDR_BY0_2 | J31 | 12 | GPIFADR2/TST_HDR_BY2_2 | P31 |
13 | USB_FD3/TST_HDR_BY0_3 | G30 | 14 | GPIFADR3/TST_HDR_BY2_3 | P30 |
15 | USB_FD4/TST_HDR_BY0_4 | J30 | 16 | GPIFADR4/TST_HDR_BY2_4 | N30 |
17 | USB_FD5/TST_HDR_BY0_5 | G31 | 18 | GPIFADR5/TST_HDR_BY2_5 | M31 |
19 | USB_FD6/TST_HDR_BY0_6 | J29 | 20 | GPIFADR6/TST_HDR_BY2_6 | R28 |
21 | USB_FD7/TST_HDR_BY0_7 | F29 | 22 | GPIFADR7/TST_HDR_BY2_7 | R29 |
23 | USB_FD8/TST_HDR_BY1_0 | K29 | 24 | GPIFADR8/TST_HDR_BY3_0 | T31 |
25 | USB_FD9/TST_HDR_BY1_1 | F30 | 26 | USB_CTRL0/TST_HDR_BY3_1 | R31 |
27 | USB_FD1O/TST_HDR_BY1_2 | L30 | 28 | USB_CTRL1/TST_HDR_BY3_2 | U30 |
29 | USB_FD11/TST_HDR_BY1_3 | F31 | 30 | USB_CTRL2/TST_HDR_BY3_3 | T30 |
31 | USB_FD12/TST_HDR_BY1_4 | L29 | 32 | USB_CTRL3/TST_HDR_BY3_4 | T28 |
33 | USB_FD13/TST_HDR_BY1_5 | E29 | 34 | USB_FPGA_RESET/TST_HDR_BY3_5 | T29 |
35 | USB_FD14/TST_HDR_BY1_6 | E31 | 36 | USB_INT5/TST_HDR_BY3_6 | U27 |
37 | USB_FD15/TST_HDR_BY1_7 | M30 | 38 | NC | NC |