SBOA285A December   2018  – September 2024 LPV821 , OPA375 , TLV9061

 

  1.   1
  2.   2
  3.   Trademarks

Design Goals

Input Output Supply Full–Scale Range Error
IiMax ViMax VoMin VoMax Vcc Vee FSRError
1A 250mV 50mV 4.9V 5V 0V 0.2%

Design Description

This single–supply, low–side, current sensing method accurately detects load current up to 1A and converts it to a voltage between 50mV and 4.9V. The input current range and output voltage range can be scaled as necessary and larger supplies can be used to accommodate larger swings.

Design Notes

  1. Use the op amp linear output operating range, which is usually specified under the test conditions.
  2. The common–mode voltage is equal to the input voltage.
  3. Tolerance of the shunt resistor and feedback resistors determines the gain error of the circuit.
  4. Avoid placing capacitive loads directly on the output of the amplifier to minimize stability issues.
  5. If trying to detect zero current with output swing to GND, a negative charge pump (such as LM7705) can be used as the negative supply in this design to maintain linearity for output signals near 0V. See Single-Supply, Low-Side, Unidirectional Current-Sensing Solution With Output Swing to GND Circuit analog engineer's circuit for more information.
  6. Using high–value resistors can degrade the phase margin of the circuit and introduce additional noise in the circuit.
  7. The small–signal bandwidth of this circuit depends on the gain of the circuit and gain bandwidth product (GBP) of the amplifier.
  8. Filtering can be accomplished by adding a capacitor in parallel with R3 . Adding a capacitor in parallel with R3 improves stability of the circuit if high–value resistors are used.
  9. For more information on op amp linear operating region, stability, capacitive load drive, driving ADCs, and bandwidth please see the Design References section.

Design Steps

The transfer function for this circuit is given below.

V o = I i × R 1 × 1 + R 3 R 2
  1. Define the full–scale shunt voltage and calculate the maximum shunt resistance.
    V iMax = 250  mV   at   I iMax = A
    R 1 = V iMax I iMax = 250  mV A = 250  m
  2. Calculate the gain required for maximum linear output voltage.
    V iMax = 250  mV     and   V oMax = 4.9  V
    Gain = V oMax V iM a x = 4.9  V 250  mV = 19.6  V V
  3. Select standard values for R2 and R3.

    From Analog Engineer’s calculator, use “Find Amplifier Gain” and get resistor values by inputting gain ratio of 19.6.

    R2 = 715 Ω (0.1% Standard Value)

    R3 = 13.3 kΩ (0.1% Standard Value)

  4. Calculate minimum input current before hitting output swing–to–rail limit. IiMin represents the minimum accurately detectable input current.
    V oMin = 50  mV ;   R 1 = 250  m
      V iMin = V oMin Gain = 50  mV 19.6  V V = 2.55  mV
    I iMin = V iMin R 1 = 2.55  mV 250  m = 10.2  mA
  5. Calculate Full scale range error and relative error. Vos is the typical offset voltage found in data sheet.
    FSR error = V os V iMax - V iMin × 100 = 0.3  mV 247.45  mV × 100 = 0.121  %
    Relative Error at I iMax =   V o s V iMax ×100 =   0.3  mV 250  mV ×100 = 0.12  %
    Relative Error at I iMin =   V os V iMin ×100 =   0.3  mV 2.5 m V ×100 = 12  %
  6. To maintain sufficient phase margin, verify that the zero created by the gain setting resistors and input capacitance of the device is greater than the bandwidth of the circuit
    1 2×π×(C cm +C diff ) ×(R 2 ||R 3 ) GBP G
      1 2×π×(3pF+3pF)× 715 Ω×13.3   kΩ 715 Ω+13.3 kΩ >   10  MHz 19.6  V V = 39.1  MHz  > 510  kHz

Design Simulations

DC Simulation Results

AC Simulation Results

References

Texas Instruments, Simulation for Single-Supply Low-Side Unidirectional Current-Sense Circuit, SBOC523 SPICE simulation file

Texas Instruments, 0-1A, Single-Supply, Low-Side, Current Sensing Solution, TIPD129 reference design

Texas Instruments, Current sensing reference design for 10µA to 10mA, low side, single supply, TIPD104 reference design

Texas Instruments, Single-Supply, Low-Side, Unidirectional Current-Sensing Solution With Output Swing to GND Circuit, analog engineer's circuit

Design Featured Op Amp

TLV9061
Vss 1.8V to 5.5V
VinCM Rail–to–rail
Vout Rail–to–rail
Vos 0.3mV
Iq 538µA
Ib 0.5pA
UGBW 10MHz
SR 6.5V/µs
#Channels 1,2,4
TLV9061

Design Alternate Op Amp

OPA375
Vcc 2.25V to 5.5V
VinCM (V–) to ((V+)–1.2V)
Vout Rail–to–rail
Vos 0.15mV
Iq 890µA
Ib 10pA
UGBW 10MHz
SR 4.75V/µs
#Channels 1
OPA375

For battery operated or power conscious designs, outside of the original design goals described earlier, where lowering total system power is desired.

LPV821
Vcc 1.7V to 3.6V
VinCM Rail–to–rail
Vout Rail–to–rail
Vos 1.5µV
Iq 650nA/Ch
Ib 7pA
UGBW 8kHz
SR 3.3V/ms
#Channels 1
LPV821