SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
DMA Channel Enable Set (DMAENASET)
Each bit of the DMAENASET register represents the corresponding µDMA channel. Setting a bit enables the corresponding µDMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (DMAREQMASKSET), then the channel can be used for software-initiated transfers.
DMAENASET is shown in Figure 8-20 and described in Table 8-30.
Return to Summary Table.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
SET[n] | |||||||||||||||||||||||||||||||
R/W-0h | |||||||||||||||||||||||||||||||