SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
In addition to the main clock tree shown in Figure 4-5, the ADC, USB, Ethernet, PWM, UART, and QSSI all have a clock control register in their register map at offset 0xFC8 that can be used to control the clock generation for the module.