SLLSFV9 July   2024 TCAN1473-Q1

ADVANCE INFORMATION  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  ESD Ratings - IEC Specifications
    4. 5.4  Recommended Operating Conditions
    5. 5.5  Thermal Information
    6. 5.6  Power Dissipation Ratings
    7. 5.7  Power Supply Characteristics
    8. 5.8  Electrical Characteristics
    9. 5.9  Timing Requirements
    10. 5.10 Switching Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
      1. 7.1.1 Signal Improvement
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Supply Pins
        1. 7.3.1.1 VSUP Pin
        2. 7.3.1.2 VCC Pin
        3. 7.3.1.3 VIO Pin
      2. 7.3.2 Digital Inputs and Outputs
        1. 7.3.2.1 TXD Pin
        2. 7.3.2.2 RXD Pin
        3. 7.3.2.3 nFAULT Pin
        4. 7.3.2.4 EN Pin
        5. 7.3.2.5 nSTB Pin
      3. 7.3.3 GND
      4. 7.3.4 INH Pin
      5. 7.3.5 WAKE Pin
      6. 7.3.6 CAN Bus Pins
      7. 7.3.7 Faults
        1. 7.3.7.1 Internal and External Fault Indicators
          1. 7.3.7.1.1 Power-Up (PWRON Flag)
          2. 7.3.7.1.2 Wake-Up Request (WAKERQ Flag)
          3. 7.3.7.1.3 Undervoltage Faults
            1. 7.3.7.1.3.1 Undervoltage on VSUP
            2. 7.3.7.1.3.2 Undervoltage on VCC
            3. 7.3.7.1.3.3 Undervoltage on VIO
          4. 7.3.7.1.4 CAN Bus Fault (CBF Flag)
          5. 7.3.7.1.5 TXD Dominant State Timeout (TXDDTO Flag)
          6. 7.3.7.1.6 TXD Shorted to RXD Fault (TXDRXD Flag)
          7. 7.3.7.1.7 CAN Bus Dominant Fault (CANDOM Flag)
      8. 7.3.8 Local Faults
        1. 7.3.8.1 TXD Dominant Timeout (TXD DTO)
        2. 7.3.8.2 Thermal Shutdown (TSD)
        3. 7.3.8.3 Undervoltage Lockout (UVLO)
        4. 7.3.8.4 Unpowered Devices
        5. 7.3.8.5 Floating Terminals
        6. 7.3.8.6 CAN Bus Short-Circuit Current Limiting
    4. 7.4 Device Functional Modes
      1. 7.4.1 Operating Mode Description
        1. 7.4.1.1 Normal Mode
        2. 7.4.1.2 Silent Mode
        3. 7.4.1.3 Standby Mode
        4. 7.4.1.4 Go-To-Sleep Mode
        5. 7.4.1.5 Sleep Mode
          1. 7.4.1.5.1 Remote Wake Request via Wake-Up Pattern (WUP)
          2. 7.4.1.5.2 Local Wake-Up (LWU) via WAKE Input Terminal
      2. 7.4.2 CAN Transceiver
        1. 7.4.2.1 CAN Transceiver Operation
          1. 7.4.2.1.1 CAN Transceiver Modes
            1. 7.4.2.1.1.1 CAN Off Mode
            2. 7.4.2.1.1.2 CAN Autonomous: Inactive and Active
            3. 7.4.2.1.1.3 CAN Active
          2. 7.4.2.1.2 Driver and Receiver Function Tables
          3. 7.4.2.1.3 CAN Bus States
  9. 8 Application Information Disclaimer
    1. 8.1 Application Information
      1. 8.1.1 Typical Application
      2. 8.1.2 Design Requirements
        1. 8.1.2.1 Bus Loading, Length and Number of Nodes
      3. 8.1.3 Detailed Design Procedure
        1. 8.1.3.1 CAN Termination
      4. 8.1.4 Application Curves
    2. 8.2 Power Supply Recommendations
    3. 8.3 Layout
      1. 8.3.1 Layout Guidelines
      2. 8.3.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information
    1. 11.1 Package Option Addendum
      1. 11.1.1 Packaging Information
      2. 11.1.2 Tape and Reel Information

5.8 Electrical Characteristics

Over recommended operating conditions with TJ = –40°C to 150°C, unless otherwise noted. All typical values are taken at 25°C, VSUP = 12 V, VIO = 3.3 V, VCC = 5 V and RL = 60 Ω
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
CAN Driver Characteristics
VCANH(D) Bus output voltage (dominant) CANH TXD = 0 V, 45 ≤ RL ≤ 65 Ω, CL = open, RCM = open
See Figure 6-1  and Figure 6-4 		 3 4.26 V
VCANL(D) Bus output voltage (dominant) CANL 0.75 2.01 V
VCANH(R)
VCANL(R)		 Recessive output voltage
Bus biasing active		 TXD = VIO, RL = open (no load), RCM = open
See Figure 6-1 and  Figure 6-4 		 2 3 V
VCANH(R)
VCANL(R)		 Recessive output voltage
Bus biasing active		 Recessive output voltage
Bus biasing active		 TXD = VIO, 45 ≤ RL ≤ 65 Ω, CL = open, CSPLIT = 4.7 nF
See Figure 6-1 and  Figure 6-4 		 2.256 2.756 V
VSYM Driver symmetry
Bus biasing active
(VO(CANH) + VO(CANL) ) / VCC		 nSTB= VIO, RL = 45 ≤ RL ≤ 65 Ω, CSPLIT = 4.7 nF, CL = Open, RCM = Open, TXD = 250 kHz, 1 MHz, 2.5 MHz
See Figure 6-1 and Figure 6-4 		 0.95 1.05 V/V
VSYM_DC DC Driver symmetry
Bus biasing active
VCC – VO(CANH) – VO(CANL)		 nSTB= VIO, RL = 45 ≤ RL ≤ 65 Ω, CL = open
See Figure 6-1 and Figure 6-4 		 –300 300 mV
VDIFF(D) Differential output voltage
Bus biasing active
Dominant		 CANH - CANL nSTB = VIO, TXD = 0 V, 45 Ω ≤ RL ≤ 65 Ω, CL = open
See Figure 6-1 and Figure 6-4 		 1.5 3 V
CANH - CANL nSTB = VIO, TXD = 0 V, 45 Ω ≤ RL ≤ 70 Ω, CL = open
See Figure 6-1 and Figure 6-4 		 1.5 3.3 V
CANH - CANL nSTB = VIO, TXD = 0 V, RL = 2240 Ω, CL = open
See Figure 6-1 and Figure 6-4 		 1.5 5 V
VDIFF(R) Differential output voltage
Bus biasing active
Recessive		 CANH - CANL nSTB = VIO, TXD = VIO, 45 ≤ RL ≤ 65 Ω, CL = open, CSPLIT = 4.7 nF
See Figure 6-1 and Figure 6-4 		 –50 50 mV
VDIFF(R) Differential output voltage
Bus biasing active
Recessive		 CANH - CANL nSTB = VIO, TXD = VIO, RL = open Ω, CL = open
See Figure 6-1 and Figure 6-4 		 –50 50 mV
VCANH(INACT) Bus output voltage on CANH with bus biasing inactive  nSTB = 0 V, TXD = VIO, RL = open (no load), CL = open 
See Figure 6-1 and Figure 6-4 
 		 -0.1 0.1 V
VCANL(INACT) Bus output voltage on CANL with bus biasing inactive  nSTB = 0 V, TXD = VIO, RL = open (no load), CL = open
See Figure 6-1 and Figure 6-4 		 -0.1 0.1 V
VDIFF(INACT) Bus output voltage on CANH - CANL (recessive) with bus biasing inactive  nSTB = 0 V, TXD = VIO, RL = open (no load), CL = open
See Figure 6-1 and Figure 6-4 		 -0.2 0.2 V
ICANH(OS) Short-circuit steady-state output current, dominant, CANH nSTB = VIO, TXD = 0 V
-15 V ≤ V(CANH) ≤ 40 V
See Figure 6-1  and Figure 6-8 		 –100 mA
ICANL(OS) Short-circuit steady-state output current, dominant, CANL nSTB = VIO, TXD = 0 V
-15 V ≤ V(CANL) ≤ 40 V
See Figure 6-1  and Figure 6-8 		 100 mA
IOS(REC) Short-circuit steady-state output current
Bus biasing active
Recessive		 nSTB = VIO, VBUS = CANH = CANL
-27 V ≤ VBUS ≤ 42 V
See Figure 6-1  and Figure 6-8 		 –3 3 mA
RSE_ACT_REC Single ended SIC impedance (CANH  to common mode bias and CANL to common mode bias) during active recessive drive phase  2 V ≤ VCANH,CANL ≤ VCC - 2 V if
–12 V ≤ VO(D) ≤ 12 V 

See Figure 6-11		 37.5 66.5 Ω
RDIFF_ACT_REC Differential input resistance in active recessive drive phase (CANH to CANL) 2 V ≤ VCANH,CANL ≤ VCC - 2 V

See Figure 6-11		 75 133 Ω
CAN Receiver Characteristics
VIT(DOM) Receiver dominant state input voltage range
Bus biasing active		 nSTB = VIO, -12 V ≤ VCM ≤ 12 V
See Figure 6-5 and Table 7-6 
 		 0.9 8 V
VIT(REC) Receiver recessive state input voltage range
Bus biasing active		 -3 0.5 V
VHYS Hysteresis voltage for input threshold
Bus biasing active		 nSTB = VIO
See Figure 6-5 and Table 7-6 
 		 135 mV
VDIFF(DOM) Receiver dominant state input voltage range
Bus biasing inactive		 nSTB = 0 V, -12 V ≤ VCM ≤ 12 V
See Figure 6-5 and Table 7-6 
 		 1.150 8 V
VDIFF(REC) Receiver recessive state input voltage range
Bus biasing inactive		 -3 0.4 V
VCM Common mode range nSTB = VIO
See Figure 6-5 and Table 7-6 
 		 –12 12 V
IOFF(LKG) Power-off (unpowered) bus input leakage current VSUP = 0 V, CANH = CANL = 5 V 4.5 µA
CI Input capacitance to ground (CANH or CANL) (1) TXD = VCC = VIO 40 pF
CID Differential input capacitance (1) TXD = VCC = VIO 20 pF
RID Differential input resistance TXD = VCC = VIO = 5 V, nSTB = 5 V
-12 V ≤ VCM ≤ 12 V		 30 100 kΩ
RIN Input resistance (CANH or CANL) 15 50 kΩ
RIN(M) Input resistance matching:
[1 – RIN(CANH) / RIN(CANL)] × 100%		 V(CANH) = V(CANL) = 5 V –3 3 %
RCBF Valid differential load impedance range for bus fault circuitry RCM = RL, CL = open 45 70 Ω
TXD Characteristics
VIH High-level input voltage 0.7 VIO
VIL Low-level input voltage 0.3 VIO
IIH High-level input leakage current TXD = VIO = 5.5 V –2.5 1 µA
IIL Low-level input leakage current TXD = 0 V, VIO = 5.5 V –137 –2.5 µA
ILKG(OFF) Unpowered leakage current TXD = 5.5 V, VSUP = VIO = 0 V –1 1 µA
RPU Pull-up resistance to VIO 40 60 80 kΩ
CI Input Capacitance VIN = 0.4 x sin(2 × π × 2 × 106 × t) + 2.5 V 5 pF
RXD Characteristics
VOH High-level output voltage IO = –2 mA
 		 0.8 VIO
VOL Low-level output voltage IO = 2 mA
 		 0.2 VIO
ILKG(OFF) Unpowered leakage current RXD = 5.5 V, VSUP = VIO = 0 V -1 1 µA
nSTB Characteristics
VIH High-level input voltage 0.7 VIO
VIL Low-level input voltage 0.3 VIO
IIH High-level input leakage current nSTB = VIO = 5.5 V 0.5 137 µA
IIL Low-level input leakage current nSTB = 0 V, VIO = 5.5 V –1 1 µA
ILKG(OFF) Unpowered leakage current nSTB = 5.5 V, VIO = 0 V –1 1 µA
RPD Pull-down resistance to GND 40 60 80 kΩ
nFAULT Characteristics
VOH High-level output voltage IO = -2 mA
Figure 6-3		 0.8 VIO
VOL Low-level output voltage IO = 2 mA
 0.2 VIO
ILKG(OFF) Unpowered leakage current nFAULT = 5.5 V, VIO = 0 V –1 1 µA
EN Characteristics
VIH High-level input voltage 0.7 VIO
VIL Low-level input voltage 0.3 VIO
IIH High-level input leakage current EN = VCC = VIO = 5.5 V 0.5 137 µA
IIL Low-level input leakage current EN = 0 V, VCC = VIO = 5.5 V -1 1 µA
ILKG(OFF) Unpowered leakage current EN = 5.5 V, VCC = VIO = 0 V -1 1 µA
RPD Pull-down resistance to GND 40 60 80 kΩ
WAKE Characteristics
VIH High-level input voltage Sleep mode VSUP - 2 V
VIL Low-level input voltage VSUP - 3.5 V
IIH High-level input leakage current WAKE = VSUP – 1 V -3 µA
IIL Low-level input leakage current WAKE = 1 V 3 µA
INH Characteristics
ΔVH High-level voltage drop from VSUP to  INH (VSUP - VINH) IINH = –6 mA 0.5 1 V
ILKG(INH) Sleep mode leakage current INH = 0 V –0.5 0.5 µA
RPD Pull-down resistance Sleep mode 2.5 4 6 MΩ
(1) Specified by design and verified via bench characterization