SLUS829G August 2008 – February 2020 UCC2897A
PRODUCTION DATA.
The required design is an active clamp reset forward converter providing a 3.3-V regulated output at 30 A of load current, operating from a 48-V input. The design operates over the full 36-V to 72-V telecom input range, and is able to fully regulate down to zero load current.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
---|---|---|---|---|---|
Input Characteristics | |||||
Input voltage range | 36 | 48 | 72 | V | |
No load input current | VIN = 36 V, IOUT = 0 A | 75 | 100 | mA | |
Input undervoltage limit | 35 | V | |||
Input overvoltage limit | 73 | V | |||
Max input current | VIN = 36 V, IOUT = 30 A | 3 | 3.25 | A | |
Input voltage ripple | VIN = 72 V, IOUT = 30 A | 1.5 | 1.75 | VPP | |
Output Characteristics | |||||
Output voltage | 36 V < VIN < 72 V, 0 A < IOUT < 30 A | 3.25 | 3.3 | 3.35 | V |
Output voltage regulation | Line reg (36 V < VIN < 72 V, IOUT = 0 A) | 0.00% | 0.01% | ||
Load reg (0 A < IOUT < 30 A, VIN = 48 V) | 0.06% | 0.10% | |||
Output voltage ripple | VIN = 48 V, IOUT = 30 A | 30 | 35 | mVPP | |
Output load current | 36 V < VIN < 72 V | 0 | 30 | A | |
Output current limit | 32 | A | |||
Short circuit protection | Not provided | ||||
Systems Characteristics | |||||
Switching frequency | 225 | 250 | 265 | kHz | |
Control loop bandwidth | 36 V < VIN < 72 V, IOUT = 10 A | 5 | 7 | kHz | |
Phase margin | 50 | 60 | degrees | ||
Peak efficiency | VIN = 36 V | 93% | |||
Full load efficiency | VIN = 48 V, IOUT = 30 A | 91% |