SLUSDQ4 April 2019 BQ79606A-Q1
PRODUCTION DATA.
RAIL_FLT_MSK Register Address: 0x15 | |||||||
B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
AVDDREFUV_MSK | TSREFOV_MSK | TSREFUV_MSK | VLDOOV_MSK | CVDDUV_MSK | DVDDOV_MSK | AVDDOV_MSK | AVDDUV_DRST_MSK |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
RW | RW | RW | RW | RW | RW | RW | RW |
AVDDREFUV_MSK | Enables mask for RAIL_FAULT[AVDD_REFUV]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
TSREFOV_MSK | Enables mask for RAIL_FAULT[TSREFOV]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
TSREFUV_MSK | Enables mask for RAIL_FAULT[TSREFUV]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
VLDOOV_MSK | Enables mask for RAIL_FAULT[VLDOOV]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
CVDDUV_MSK | Enables mask for RAIL_FAULT[CVDDUV]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
DVDDOV_MSK | Enables mask for RAIL_FAULT[DVDDOV]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
AVDDOV_MSK | Enables mask for RAIL_FAULT[AVDDOV]
0: Mask disabled 1: Mask enabled to prevent fault signaling |
||||||
AVDDUV_DRST_MSK | Enables mask for RAIL_FAULT[AVDDUV_DRST]
0: Mask disabled 1: Mask enabled to prevent fault signaling |