SLUSF82B January 2024 – November 2024 LMG3100R017 , LMG3100R044
PRODUCTION DATA
The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5 V (typical). This clamp prevents the gate voltage from exceeding the maximum gate-source voltage rating of the enhancement-mode GaN FETs.