Figure 7-3 shows the TPS6521903 variant powering the AM62x processor on a system with 3.3 V input supply and DDR4 memory. This PMIC NVM configuration is similar to the TPS6521902 but has Buck3 configured to supply 1.2V (DDR4) instead of LPDDR4. The 3.3 V, coming from the pre-regulator, can be combined with a power switch to supply the 3.3 DVDDSH IO domain. The GPO2 is pre-programmed to be enabled in the second slot of the power-up sequence with a duration of 10 ms. GPO2 can be used to enable the external power switch and meet the processor sequence requirements. The switch must be selected with the right electrical spec to ramp and provide a stable output voltage within the 10 ms duration of the second slot (before the PMIC start the next slot in the power-up sequence. Buck3 is used to supply the VDDS_DDR and together with the 1.8 V on Buck2 they support the voltages needed for the DDR4 memory. GPIO and GPO1 are free digital resources that are disable by default but could be enabled through I2C if needed.

The TPS6521903 also supports 5V input supply. When using VSYS = 5 V, replace the external power-switch with a 3.3 V Buck converter. This external buck converter is enabled by the same PMIC GPO2.

Figure 7-3 TPS6521903 Powering AM62x