SLVSGS9E March 2023 – June 2024 TPS61299
PRODUCTION DATA
The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. The ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple voltage can be calculated by Equation 3.
where
The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by Equation 4.
Take care when evaluating the derating of a ceramic capacitor under DC bias voltage, aging, and AC signal. For example, the DC bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to make sure there is adequate capacitance at the required output voltage. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.
TI recommends using the X5R or X7R ceramic output capacitor in the range of 4μF to 1000μF effective capacitance. The output capacitor affects the small signal control loop stability of the boost regulator. Effective output capacitance should be no less than 20uF as soon as output current is higher than 1A or the TPS612997, the 1.9A input current limit version device is used. If the output capacitor is below the range, the boost regulator can potentially become unstable.