SLVUD01 November   2024 LP5899-Q1

 

  1.   1
  2.   Description
  3.   Features
  4.   4
  5. 1Evaluation Module Overview
    1. 1.1 Introduction
    2. 1.2 Kit Contents
    3. 1.3 Specification
    4. 1.4 Device Information
  6. 2Hardware
    1. 2.1 Power Requirements
    2. 2.2 Setup
  7. 3Software
    1. 3.1 Software Description
  8. 4Hardware Design Files
    1. 4.1 Schematics
    2. 4.2 PCB Layouts
    3. 4.3 Bill of Materials (BOM)
  9. 5Additional Information
    1. 5.1 Trademarks

Description

The LP5899 SPI-compatible connectivity evaluation module enables the LP589x device family to be controlled using a standard SPI controller. The device features an internal oscillator to generate the continuous clock required by the LP589x device family. Jitter can be added to the continuous clock for EMI enhancement. The transmitted data is aligned to the continuous clock to maintain the timing requirements of the CCSI interface. LP5899 incorporates reporting of faults in both the LP589x daisy chain and LP5899 internal. Data transmission of register and VSYNC commands to the LP589x daisy chain is CRC protected by LP5899. In addition, the data line is guarded by LP5899 for stuck-at faults.