This article provides an overview to each EMC/EMI test, debug procedures if these tests fail, and guidance for optimizing schematic and layout design to improve EMI/EMC test performance.