SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
This register is used by ICSSM PRU1 to generate Mailbox Read acknowledgement to the Sender CPU.
Return to Summary Table
Instance Name | Physical Address |
---|---|
MSS_CTRL | 50D1 4018h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PRU-ICSS_PRU1_MBOX_READ_DONE_ACK_PROC | |||||||
R/W | |||||||
0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:8 | RESERVED | NONE | 0h | Reserved |
7:0 | PRU-ICSS_PRU1_MBOX_READ_DONE_ACK_PROC | R/W | 0h | Write pulse bit field: For bits 0 to 7:Wrting 1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU0. For bits 8 to 15:Wrting 1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU1. |