SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Peripheral PLL high speed divider reset control.
Return to Summary Table
Instance Name | Physical Address |
---|---|
MSS_TOPRCM | 5320 0840h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | PLL_PER_HSDIVIDER_RSTCTRL_ASSERT | ||||||
NONE | R/W | ||||||
0h | 0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:3 | RESERVED | NONE | 0h | Reserved |
2:0 | PLL_PER_HSDIVIDER_RSTCTRL_ASSERT | R/W | 0h | SW Reset override for the HSDIVIDER Write 3'b111 : Override is enabled and Reset is asserted |